

USN

R. V. COLLEGE OF ENGINEERING

Autonomous Institution affiliated to VTU

III Semester B. E. Examinations Dec-13/Jan-14

Electronics and Communication Engineering
ANALOG MICROELECTRONIC CIRCUITS

Time: 03 Hours

Instructions to candidates:


Maximum Marks: 100

1. Answer all questions from Part A. Part A questions should be answered in first 3 pages of the answer book only.
2. Answer FIVE full questions from Part B.

PART-A

1. (1.1) A MOSFET, whose $\lambda = 0.02V^{-1}$, carries a drain current $1.1mA$ with $V_{DS} = 5V$ in saturation. If V_{DS} is increased to $10V$, then drain current of the device is $1.2mA$
- (1.2) For a MOS transistor, if W/L is increased 16 times while maintaining its I_D constant, its g_m will increase by a factor of 4
- (1.3) For the circuit shown in fig 1.3, 500 value of W/L places the P-channel device in saturation region.

$$I_D = 1mA$$



$$K_p' = 100 \mu A/V^2$$

$$V_t = -0.2V$$

$$I_D = \frac{1}{2} K_p' \frac{W}{L} (V_{GS} - V_t)^2$$

Fig 1.3

- (1.4) 2 A BJT whose V_A [Early voltage] is $52V$ at $27^\circ C$, has an intrinsic gain of $2K$
- (1.5) 2 In the circuit of fig 1.5, if the base current of the silicon transistor is $10\mu A$ and its $\beta = 48$, the value of R_C is $10K\Omega$

$$R = \frac{V_A}{I_C}$$

$$= \frac{52V}{26\mu A}$$





Fig 1.5

- (1.6) 2 If V_{BE} of BJT is $650mV$ at $1\mu A$, then the value of V_{BE} at $25\mu A$ is 0.733
- Assume the temperature to be the same.
- The output impedance R_o in the circuit of fig 1.7 is $148.047K$



$$g_{m2} = 4mA/V$$

$$r_{o2} = 30K\Omega$$

$$g_{m1} = 1mA/V$$

$$r_{o1} = 40K\Omega$$

Fig 1.7

1.8

The small signal voltage gain $\frac{v_o}{v_{in}}$ in the circuit of fig 1.8 is 12. Given

$$g_{m1} = \frac{1 \text{ mA}}{V}, g_{m2} = \frac{2 \text{ mA}}{V}, (W/L)_3 = 4(W/L)_2$$




Fig 1.8

01

1.9

2

The current steering circuit of fig 1.9 uses devices having equal channel, but with widths $W_1 = 5\mu\text{m}$, $W_2 = 15\mu\text{m}$, $W_3 = 20\mu\text{m}$ and $W_4 = 50\mu\text{m}$. The value of $I_0 =$ 15 mA




Fig 1.9

01

1.10

3

For the NMOS differential circuit given in fig 1.10, the small signal differential gain, $\frac{v_o}{v_{id}} =$ 15. Given $g_{m1} = g_{m2} = 1 \text{ mA/V}$.




Fig 1.10

01

1.11

4

The output voltage, $v_o =$ 6 V for the circuit in fig 1.11.






Fig 1.11

01

8	1.12	An op-amp has differential gain of 100dB and CMRR of 90dB. If the differential input is $80\mu V$ and the common input is $100mV$, the output voltage = <u>$8.36/2 V$</u>	01
4	1.13	In a voltage follower using an op-amp, whose slew rate is $3V/\mu s$, the peak value of the input sinusoidal voltage is $8V$. The maximum frequency of the input signal, so that the output is not distorted = <u>$59.68K$</u>	01
4	1.14	An op-amp with finite open loop gain has a unity gain band width of $6MHz$. If it is used as an amplifier with a gain = -59 , the $3dB$ frequency of the closed loop amplifier is <u>$100K$</u>	01
4	1.15	An amplifier has a open loop gain of $40dB$ and an output impedance = $1M\Omega$. If 9.0% current-series negative feedback is provided to this amplifier, the output impedance of the closed loop amplifier = <u>$10M$</u>	01
4	1.16	An amplifier has an open loop gain of $60dB$ and an input impedance = $1K\Omega$. If 4.9% voltage shunt negative feedback is provided to this amplifier, the input impedance of the closed loop amplifier is <u>20Ω</u>	01
5	1.17	A class <u>B</u> complementary symmetry power amplifier operated with a single supply of $6V$ and a loud speaker load of 3Ω . The maximum power output possible = <u>$1.5W$</u>	01
5	1.18	A power transistor with $T_j(max) = 200^\circ C$ has $\theta_{JA} = 5^\circ C/W$. $P_{d(max)}$ for the transistor at an ambient temperature of $50^\circ C$ = <u>$30W$</u>	01

PART-B

2	a	Draw the small signal equivalent of the circuit shown in fig 2a and determine the voltage gain $\frac{v_o}{v_i}$, the output impedance, assuming the MOS transistors are operating in saturation.  Fig 2a $g_{m1} = 5mA/V$ $r_{o1} = 300k\Omega$ $g_{m2} = 5mA/V$ $r_{o2} = 300k\Omega$	06
	b	Design the circuit in fig 2b, so that the NMOS device operates in saturation with $I_D = 2mA$ and $V_D = 3.4V$, and it is $0.6V$ away from the edge of triode region.  Fig 2b $V_t = 1V$ $K_n' W/L = 0.25 mA/V^2$	10

OR

In the RC coupled CS amplifier circuit of fig 3a, determine I_D , g_m and the mid frequency gain, $\frac{v_o}{v_s}$, of the amplifier, the lower cut off frequencies f_{L1} , f_{L2} , f_{LS} due to C_{C1} , C_{C2} , C_S respectively, and the upper cut off frequencies f_{Hi} and f_{Ho} due to input and output capacitances respectively. The NMOS device has its $C_{gs} = 2pF$ and $C_{gd} = 0.4pF$.




Fig 3a

In the circuit of fig 3b, calculate the values of V_1 , V_2 and V_3 . The two transistors are identical with $V_t = 1V$, $K_n' W/L = 0.25mA/V^2$.




Fig 3b

Design the values of R_C , R_E , R_1 , R_2 in the amplifier circuit of fig 4, so that the operating point is fixed at $V_{CE} = 5V$, $I_C = 2mA$, with bias stabilization factor $S(I_{CO}) = 12$, and the mid frequency small signal voltage gain $\frac{v_o}{v_{sig}} = -120$. Design the values of C_{C1} , C_{C2} and C_E so that lower cut off frequency of the amplifier is 100Hz. [Hint: choose C_{C1} and C_{C2} so that the lower cut off frequencies because of C_{C1} and C_{C2} are at least a decade lower than 100Hz].




Fig 4

OR

5

a

For the circuit of fig 5a, determine the voltage gains $\frac{V_{o1}}{V_s}$, $\frac{V_{o2}}{V_s}$, input impedance R_i , output impedance R_o .




Fig 5a

b

In the circuit of fig 5b, determine the voltages at all nodes and currents through each of the transistor. Assume $\beta_1 = \beta_2 = 100$.




Fig 5b

6

a

In the circuit of fig 6a, Q_1 and Q_2 form a differential pair, while Q_4 and Q_5 form the active loads. Determine the $\frac{W}{L}$ ratios of all the transistors to meet the following specifications:

- $A_d = 60$
- $I = 0.2mA$
- $V_{G3} = +1.0V$
- $V_{G5} = -1.0V$

Neglect channel length modulation for dc calculations. Assume Q_3 and Q_6 are identical.




Fig 6a

08

08

10

b Design a Widlar current mirror to provide an output current of $20\mu A$. The reference current is $80\mu A$. The BJTs used have very high β and $V_{BE} = 0.7$ at $1mA$ of current. Also find output resistance of the mirror, if $\beta = 100$ and $V_A = 80V$.

OR

7 a A current mirror loaded MOS differential amplifier of fig 7a, is biased with current source $I = 1mA$. The NMOS devices have $V_{OV} = 0.3V$ while that of PMOS devices is $0.5V$. $V_{AN} = |V_{AP}| = 10V$. Total capacitance at the input node of the current mirror is $0.08pF$ and that at the output node of the amplifier is $0.2pF$. Find the value of the differential gain at low frequencies and the frequencies of poles and zero of the differential gain.




Fig 7a

b For the differential amplifier circuit shown in fig 7b, find the differential input impedance R_{id} , differential gain $\frac{v_o}{v_s}$, the common mode input impedance R_{icm} , the common mode gain A_{CM} and CMRR, if the drain resistors are of 1% tolerance. Assume $\beta = 100$ and $V_A = 50V$ for the transistors.




Fig 7b

8 a Design a Schmitt trigger circuit using an ideal op-amp, to obtain an $UTP = -2V$ and $LTP = -5V$. Assume that the op-amp is operating with $+12V$ and $-12V$ supplies.

b Design a second order active low pass filter with an upper cut off frequency, of $3KHz$ and a maximally flat response using Sallen-Key structure.

9 a ✓ b ✓ 04	Design an instrumental amplifier to realize a differential gain, variable in the range 1 to 100 utilizing a 50K pot as a variable resistor. i) Design an inverting amplifier with a closed loop gain of 80 and an input impedance of 1KΩ using an ideal op-amp. ii) If the op-amp has an open loop gain of 2000, find the closed loop gain of the amplifier. iii) Design the value of the resistor one can place in parallel with the input resistor to restore the closed loop gain to its original value.	08 08
10 a ✓ b ✓ 05	In a complementary symmetry class B power output stage, show that the maximum conversion efficiency is 78.5%. In the circuit of fig 10b, if the DC emitter currents of transistors Q_1, Q_2, Q_3 are 1mA, 2mA and 4mA respectively, find the open loop gain A, the feedback factor β, the closed loop gain $\frac{V_o}{V_s}$, the voltage gain $\frac{V_o}{V_s}$, input impedance R_{if} and output impedance R_{of}. Assume $\beta = 100$ and $r_o = \infty$ for all the transistors. Fig 10b OR	04 12
11 a 05 b	A trans conductance amplifier has an input Resistance R_i and output resistance R_o and voltage gain A. If negative voltage series feedback is provided to such an amplifier with feedback factor β, derive the expressions for the input and output impedances of the amplifier with feedback. Assume that there are no loading effects of the feedback network. For the circuit shown in fig 11b, calculate input power, output power and power dissipated by each transistor and the circuit efficiency for an input of 10V rms. Fig 11b c A silicon transistor, whose $T_j(max) = 200^\circ C$, can dissipate a maximum power of 100W at a case temperature of $140^\circ C$. This transistor is connected to a heat sink, whose $\theta_{SA} = 1.5^\circ C/W$, with an insulating washer of $\theta_{CS} = 0.5^\circ C/W$. What maximum power the transistor can dissipate at an ambient temperature of $40^\circ C$?	05 07 04

SCHEME AND SOLUTION

SUBJECT CODE: EEC 33 **SUBJECT:** Analog Microelectronics Circuits. [AMC]

Question No	PART - A	Mark
1.1	1.2 mA	01
1.2	4	01
1.3	$I_D = 1 \text{ mA}, w/L = 500$	01+0
1.4	$\frac{r_o}{r_e} = \frac{52 \text{ k}}{26} = 2 \text{ k}$	01
1.5	$V_C = 6.7 \text{ V}, R_C = 10 \text{ k}\Omega$	01+01
1.6	0.554 V (0.733)	01
1.7	$R_o = g_{m2} r_{o2} \left[\frac{1}{g_{m1}} \parallel r_{o1} \right] = \underline{117.073 \text{ k}\Omega} (148.047 \text{ k}\Omega)$	01
1.8	$V_o = 4 \times g_{m1} \times r_{in} \times 3 \text{ k}$ $w/r_{in} = 4 \times 1 \text{ m} \times 3 \text{ k} = 12$	01
1.9	$I_D = 20 \text{ nA}$ $I_D = 15 \text{ nA}$	01
1.10	$\frac{V_{od}}{v_{id}} = 15$	01
1.11	$V_D = 6 \text{ V}$	

SCHEME AND SOLUTION

SUBJECT CODE: 12EC33

SUBJECT:

Question No		Mark
1.12	$V_D = 8.3162 \text{ V}$	01
1.13	$f_{T_{max}} = 59.68 \text{ KHz}$	01
1.14	$f_{3dB} = 100 \text{ KHz}$ (C.L.)	01
1.15	$R_{of} = \frac{10}{1+100} = 9.9 \text{ M}\Omega$ $[R_{of} = R_o (1+A_{vB})] = 10 \text{ M}\Omega$	01
1.16	$R_{if} = \frac{10}{1+100} = 9.9 \text{ }\Omega$ $[R_{if} = R_i / (1+A_{vB})] = 20 \text{ }\Omega$	01
1.17	max: o/p power = $\frac{V_{CC}^2}{8R_L} = 1.5 \text{ W}$	01
1.18	$P_{D \text{ max}} = \frac{T_{j(\text{max})} - T_A}{\theta_{JA}} = 30 \text{ W}$	01

SCHEME AND SOLUTION

SUBJECT CODE: 12EC43

SUBJECT:

Question No	PART - B	Marks
2 a)	Small signal model	02
	$\frac{v_o}{v_i} = \frac{(g_{m1} - g_{m2})(r_{o1} r_{o2})}{1 + g_{m1}(r_{o1} r_{o2})}$	02
	where $I = v_i [g_{m2} - g_{m1}] + g_{m1} v_o$	01
	$\frac{v_o}{v_i} = 0.399 \text{ V/V}$	01
b)	$I_D = \frac{1}{2} k_n' \cdot \frac{w}{L} (v_{ov})^2$	01
	$v_{ov} = 4 \text{ V}$	01
	$v_{DS} = v_{GS} - v_t + 0.6$	02
	$v_{DS} = 4.6 \text{ V}$	01
	$v_S = -1.2 \text{ V}$	01
	$v_G = 3.8 \text{ V}$	01
	$R_1 = 620 \text{ k}\Omega$	01
	$R_2 = 380 \text{ k}\Omega$	01
	$R_D = 1.7 \text{ k}\Omega \quad 3.3 \text{ k}\Omega$	01
	$R_S = 1.2 \text{ k}\Omega$ 600 Ω	01

$$2 = \frac{0.5}{2} (78 - x - 1)$$

$$4x = 46.24 + x^2 - 13.62$$

$$4x = 25 + x^2 - 10x$$

SCHEME AND SOLUTION

SUBJECT CODE: 12 ECE 33 SUBJECT:

Question No	Mark
3 a)	
$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} V_{ov}^2$ $I_D = 2 \text{ mA}$ 2.1 mA and $V_g = \frac{26 \times 10^4}{43.3 \text{ M}} = 6 \text{ V}$ $g_m = \frac{2I_D}{V_{ov}} = \frac{2 \text{ mA}}{1.45 \text{ V}} = 1.45 \text{ mA/V}$ $V_{ov} = 6 - 2.1 - 1$ $r_o = 25 \text{ k} = 23.8 \text{ k} \Omega$ $\frac{V_o}{V_i} = -g_m [4 \text{ k} \parallel 4 \text{ k} \parallel 25 \text{ k}] = -3.7$ $\frac{V_i}{V_s} = \frac{7.7 \text{ M}}{90 \text{ k} + 7.7 \text{ M}} = 0.987$ 0.988 $\frac{V_o}{V_s} = \frac{V_o}{V_i} \times \frac{V_i}{V_s} = -3.652$ $\frac{V_o}{V_s} = -2.6429$ $f_{LC1} = \frac{1}{2\pi C_1 [R_s + R_g]} = 2.043 \text{ Hz}$ $f_{LC2} = \frac{1}{2\pi C_2 [R_D \parallel r_o + R_L]} = 2.136 \text{ kHz}$ 2.143 kHz $f_{LC3} = \frac{1}{2\pi C_3 [\frac{1}{g_m} \parallel R_s]} = 32 \text{ Hz}$ 38.99 Hz $f_{Hi} = \frac{1}{2\pi C_{in} [R_s \parallel R_g]} = 463.48 \text{ kHz}$ 515.52 kHz $C_{in} = 3.86 \text{ pF}$ 3.47 $f_{Ho} = \frac{1}{2\pi C_o [R_D \parallel r_o \parallel R_L]} = 214.859 \text{ MHz}$ 157.1 MHz $C_o = 0.549 \text{ pF}$	0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1

SCHEME AND SOLUTION

SUBJECT CODE: 12 ECL 33

SUBJECT:

Question No		Mark
b)	$I_D = \frac{0.25 \times 10^{-3}}{2} (v_2 - v_3 - v_t)^2 \rightarrow (1)$ $I_D = \frac{0.25 \times 10^{-3}}{2} (v_1 - v_2 - 1)^2 \rightarrow (2)$ $v_1 + v_3 = 2v_2$ $v_2 = 7V$ $v_1 = 11.816V$ $v_3 = 2.184V$	01 01 01 01 01 01
4	$A_v = - \frac{R_C \parallel R_L \parallel r_o}{r_e}$ $r_e = \frac{26}{2.02m} = 12.855 \Omega$ $R_C = 2k\Omega$ $R_E = 3.465k\Omega$ $S(f_\infty) = \frac{(1+\beta) \left(1 + \frac{R_{th}}{R_E}\right)}{1 + \beta + R_{th}/R_E}$ $R_{th} = 44.13k\Omega$ $V_{th} = 8.681V$ $R_1 = 81.33k\Omega$ $R_2 = 96.478k\Omega$	01 01 01 01 01 02 01 0

SCHEME AND SOLUTION

SUBJECT CODE: 12EC33

SUBJECT: AMC

Question No

Mark

$$R_{a/c} C_E = (R_E || R_S) \quad (R_S = 0)$$

$$R = 12.8 \Omega$$

$$C_E = \frac{1}{2\pi \times 100 \times 12.8} = 124.34 \mu F$$

C_{C1} and C_{C2} are $10 \mu F$.

$$R_{a/c} C_{C1} = R_B || (\beta + 1) r_e = 1.122 k$$

$$C_{C1} = 13 \mu F$$

$$R_{a/c} C_{C2} = R_C || R_L = 11.818 k$$

$$C_{C2} = 1.347 \mu F$$

$$5 a) I_B = \frac{25.6 - 0.7}{460k + (\beta + 1) R_E} = 40 \mu A$$

$$I_E = 3.124 mA, \quad r_e = 8.024 \Omega$$

$$\frac{V_o}{V_i} = A_v = \frac{-\beta' R_C}{(\beta + 1) r_e + (\beta' + 1) R_E}$$

$$\text{where } \beta' = \frac{\beta R_D}{R_C + R_E + R_D} = 60$$

$$\frac{V_o}{V_i} = -2.25$$


$$A_v = -2.287$$

$$\frac{V_o}{V_i} = A_{v2} = \frac{R_E'}{R_E' + r_e} \quad \text{where } R_E' = R_E || R_D$$

SCHEME AND SOLUTION

SUBJECT CODE: 12EL33

SUBJECT:

Question No		Marks
6 a)	$R = \frac{V_{G6} - V_{G5}}{I} = 10 \text{ k}\Omega$ $I_{D3} = \frac{1}{2} k_p' (W/L)_3 V_{ov}^2$ $(W/L)_3 = (W/L)_6 = 62.5$ $I_{D5} = \frac{1}{2} k_n' (W/L)_5 V_{ov}^2$ $(W/L)_5 = (W/L)_4 = 15.625$ $(W/L)_7 = 31.25$ $A_d = \frac{v_{out}}{v_{in}} = g_m [r_{o1} \parallel r_{o4} = r_{o2} \parallel r_{o5}] = 100 \text{ K} \times g_m$ $g_m = 2 I_D / V_{ov}$ $(V_{ov})_{1,2} = -0.333$ $I_{D1} = \frac{1}{2} k_p' (W/L)_1 V_{ov}^2$ $(W/L)_1 = (W/L)_2 = 45.09$	01 02 02 02 01 02
5)	 $V_{GS2} = 0.598 \text{ V}$ $V_{GS1} = 0.634 \text{ V}$ $R = \frac{V_E}{20 \mu} = \frac{0.634 - 0.598}{20 \mu} = 1.8 \text{ k}\Omega$ $R_o = R_E' (1 + g_m R_E') r_o$ $r_o = 4 \text{ M}\Omega \text{ and } r_e = 1.3 \text{ k}\Omega$ $R_E' = (\beta + 1) r_e \parallel R_E = 11775 \text{ k}\Omega$	01 01 01 01

SUBJECT CODE: RUC33

SUBJECT:

Question No

Marks

8 a)

$$UTP = -2V$$

$$LTP = -5V$$

$$UTP = V_R \left(\frac{R_1}{R_1 + R_2} \right) + V_{CC} \frac{R_2}{R_1 + R_2} \text{ OR } V_R + (V_{CC} - V_R) \beta$$

$$LTP = V_R \frac{R_1}{R_1 + R_2} - V_{CC} \frac{R_2}{R_1 + R_2} \text{ OR } V_R - (V_{CC} + V_R) \beta$$

$$V_R = -3.88V \quad \text{and} \quad \beta = \frac{R_2}{R_1 + R_2}$$

$$= -4$$


Design

$$\beta = 0.125$$

$$R_2 = 1K$$

$$R_1 = 9K$$

b)



$$\frac{V_O}{V_i} = \frac{A(Y_1 Y_2)}{Y_1 Y_2 + Y_4 (Y_1 + Y_2 + Y_4) + Y_3 Y_2 (1 - A)}$$

where $A = 1 + R_2/R_1$

SCHEME AND SOLUTION

SUBJECT CODE: 12 EC 33

SUBJECT:

Question No		Max
7 a)	$g_{m1} = g_{m2} = \frac{2 I_{D2}}{V_{DSQ2}} = 3.333 \text{ mA/V}$ $g_{m3} = g_{m4} = \frac{2 I_{D2}}{V_{DSQ2}} = 2 \text{ mA/V}$ $r_o = 20 \text{ k}\Omega$ $A_d = g_{m1} (r_{o2} \parallel r_{o4})$ $= 33.3 \text{ V/V}$ $f_{P1} = \frac{1}{2\pi (C_L (r_{o2} \parallel r_{o4}))} = 198.94 \text{ MHz}$ $f_{P2} = \frac{1}{2\pi \frac{C_m}{g_{m3}}} = 1.5916 \text{ MHz}$ $f_z = 2f_{P2} = 3.1836 \text{ MHz}$	01 01 01 02 01
b)	$R_{id} = 2r_e(\beta+1) = 20.2 \text{ k}\Omega \text{ and } r_e = 52 + 48 = 100 \Omega$ $\frac{V_o}{V_s} = \frac{V_o}{V_{id}} \times \frac{V_{id}}{V_s} = g_m (R_L \parallel r_o) \times 0.8347$ $\frac{V_o}{V_s} = 90.90 \times 0.8347 = 75.88$ $R_{icm} = (\beta+1) [R_{E2} \parallel \frac{r_o}{2}] \text{ and } r_o = 100 \text{ k}\Omega$ $R_{icm} = 2.525 \text{ M}\Omega$ $A_{icm} = \frac{\Delta R_L}{2R_{E2}} = 2 \text{ m}$ $CMRR = \frac{A_d}{A_{icm}} = 37.94 \text{ dB}$ 91.58 dB	02 02 01 01 02

Question No	Mark
-------------	------

For Low pass filter

$$y_1 = y_2 = \frac{1}{R} \quad \& \quad y_3 = y_4 = j\omega C$$

$$\frac{w}{v_i} = \frac{A_D}{\frac{s^2}{\omega_n} + \alpha(s/\omega_n) + 1}$$

for maximal flat response $\alpha = 1.414$


$$R_C = \frac{1}{2\pi 3k} = 5.305 \times 10^{-5}$$

$$R_1 = 1k$$

$$R_2 = 0.5k$$

$$\text{If } C = 1\mu F, \quad R = 53.05 \mu$$

9a)



$$A_D = \frac{R_4}{R_3} \left(1 + \frac{2R_2}{R_1} \right)$$

POT reads 50k

$$1 = \frac{R_4}{R_3} \left(1 + \frac{2R_2}{R_1 + 50k} \right)$$

POT reads 0V

$$100 = \frac{R_4}{R_3} \left(1 + \frac{2R_2}{R_1} \right)$$

$$500k = R_4 - R_3 = 1k + R_3$$

$$R_4 = 1k$$

$$R_3 = 2k$$

$$2R_2 = R_1 + 50k$$

$$199R_1 = 2R_2$$

$$R_1 = 25.25k \quad R_2 = 25.12k$$

USN

--	--	--	--	--	--	--	--	--	--

R. V. COLLEGE OF ENGINEERING
 Autonomous Institution affiliated to VTU
 III Semester B. E. Examinations Nov/Dec-14
Electronics and Communication Engineering
ANALOG MICROELECTRONIC CIRCUITS


Time: 03 Hours

Maximum Marks: 100

Instructions to candidates:

1. Answer all questions from Part A. Part A questions should be answered in first three pages of the answer book only.
2. Answer FIVE full questions from Part B.

PART-A

1	1.1	Draw the physical structure (cross-section) of an enhancement type NMOS transistor.	02
	1.2	Sketch the frequency response of an $R-C$ coupled common source amplifier and mention the reasons for the gain fall at signal frequencies below and above the mid band.	02
	1.3	Draw the r_e model for a BJT operating in CE configuration and define the parameters there in.	02
	1.4	Mention two advantages of Widlar current mirror.	02
	1.5	Find V_E in the circuit of fig 1.5. Assume $ V_{BE} = 0.7V$.	
		 Fig 1.5	02
	1.6	In a Wilson current mirror using identical MOSFETs, the output impedance is _____.	02
U4	1.7	Define slew rate and unity gain BW of an opamp.	02
U4	1.8	Draw the circuit of a super diode using an ideal opamp.	02
	1.9	Write the Barkhausen criteria for sustained oscillations.	02
	1.10	Draw the collector current wave forms for a transistor operating in: i) Class A ii) Class B.	02

PART-B

2	a	Write the expressions for the drain current of an enhancement NMOS transistor in both ohmic and saturation regions. From the above obtain the expressions for r_{DS} and g_m .	08
---	---	--	----

$$r_{DS} = \frac{1}{k_n' W/L (V_{GS} - V_T)}$$

$$g_m = k_n' W/L (V_{GS} - V_T)$$

Design the circuit of figure 2b to establish a dc drain current $I_D = 0.5\text{mA}$, $V_S = 4\text{V}$ and $V_{DS} = 5\text{V}$. The MOSFET is specified to have $V_t = 1\text{V}$ and $K_n \frac{W}{L} = 1\text{mA/V}^2$. Calculate the percentage change in the value of I_D obtained when the MOSFET is replaced with another having the same $K_n \frac{W}{L}$ but $V_t = 1.5\text{V}$. Assume $V_{DD} = 15\text{V}$ and $\lambda = 0$.

$$R_D = 12\text{k}$$

$$R_S = 8\text{k}$$

$$R_2 = 6\text{M}$$

$$R_1 = 9\text{M}$$




Fig 2b

OR

$$I_D = 0.46\text{mA}$$

$$\% \text{ change} = 12\%$$

Draw a simple high frequency model for a MOSFET and obtain an expression for its unity gain frequency, f_t .

In the circuit of fig 3b, determine V_1 , V_2 and V_3 . Assume Q_1 and Q_2 are identical.

$$V_1 = 4.8\text{V}$$

$$V_2 = 2\text{V}$$

$$V_3 = 2\text{V}$$




Fig 3b

For the circuit shown in figure 4a, $V_{CE} = 3.2\text{V}$ when $V_B = 0.7\text{V}$. Determine the new value of V_B required so that the transistor operates at the edge of saturation. Assume $V_{CE}(\text{Sat}) = 0.3\text{V}$.

$$V_{BE} = V_B = 0.7093$$

$$I_{C1} = 1\text{mA}$$

$$I_{C2} = 1.43\text{mA}$$




Fig 4a

With a suitable circuit diagram, explain how a Bipolar junction transistor could be used as a switch.

c

For the circuit shown in figure 4c, determine the voltages at all and currents through all branches. Assume all are Si transistor: very large β .

$$V_{C1} = 7.8V$$

$$V_{E1} = 4.3V$$

$$V_{B1} = 5V$$

$$I_{E1} = 1.4$$

$$V_{B2} = 7.8$$

$$I_{E2} = 3.4mA$$

$$V_{C2} = 4.8, V_{E2} = 8.5$$




Fig 4c

OR

$$I_{E3} = 1.06mA$$

$$V_{E3} = 4.15V$$

$$V_{C3} = 10V$$

08

5

a

Determine the values of R_C , R_E , R_1 and R_2 in the circuit of Fig 5a, so that $V_{CE} = 6V$, $I_E = 1mA$, $S(I_{CO}) = 10$ and $\frac{v_o}{v_i} = -100$. Assume $\beta = 99$ for the transistor.

$$R_C = 2.6k$$

$$R_E = 3.426k$$

$$R_{TH} = 34.26k$$

$$V_{TH} = 4.446V$$

$$R_1 = 92k$$

$$R_2 = 54.55k$$




Fig 5a

b

Draw the high frequency small signal equivalent circuit for a BJT and explain the significance of each component.

10

06

6

a

In the active loaded MOS differential amplifier circuit shown in fig 6a, the NMOS devices are identical with $K_n' \frac{W}{L} = 1mA/V^2$ and $V_{AN} = 30V$ and the PMOS devices are identical with $K_p' \frac{W}{L} = 0.64mA/V^2$ and $V_{AP} = 40V$, determine:

i) $g_{m1}, g_{m2}, g_{m3}, g_{m4}, r_{o1}, r_{o2}, r_{o3},$ and r_{o4}

ii) Differential gain.

iii) Common mode gain and CMRR.

iv) The upper cut-off frequencies of the differential gain. The effective values of C_m and C_L are indicated in the figure.

$$g_{m1} = g_{m2} = 1mS$$

$$g_{m3} = g_{m4} = 0.8mS$$

$$r_{o1} = r_{o2} = 60k$$

$$r_{o3} = r_{o4} = 50k$$

$$A_d = 34.28$$

$$A_{cm} = -6.25m$$




Fig 6a

10

$$f_{p1} = 42.8M, f_{p3} = 4.291k$$

$$f_{p2} = 2.126, CMRR = 74.784dB$$

b

Determine the values of R and R_E in the Widlar mirror circuit of fig 6b assuming β is large. Also determine the output impedance of the current source, if $\beta = 100$ and $V_A = 25V$.

$I_C = 1mA @ 0.7V$ at Room Temp $1.8V$

$$V_{BE1} = 0.64$$

$$V_{BE2} = 0.58$$

$$R = 11.6K$$

$$R_E = 6K$$

$$r_E = 2.6K$$

$$R_E' = 5.864K \text{ OR } R_E = 2.5M$$




Fig 6b

$$R_0 = R_E' + (1 + \beta) R_E'$$

$$R_0 = 8.14M\Omega$$

06

7 a

For the differential amplifier circuit shown in figure 7a, determine the following, assuming β for all transistors is 99.

- The input differential resistance R_{id}
- The differential voltage gain.
- The worst case common mode gain, assuming $\Delta R_C = 0.02 R_C$.
- The CMRR in dB and
- The input common mode resistance, assuming an Early voltage $V_A = 100V$.

$$r_E = 100\Omega$$

$$R_{id} = 20K$$

$$\frac{V_o}{V_i} = 120$$

$$A_d =$$


$$\frac{V_o}{V_i} = \frac{20 \times 120}{26} = 92.3$$

$$A_{cm} =$$

$$\frac{V_o}{V_{cm}} = \frac{\Delta R_C}{2R_E} = 1.2m$$

$$CMRR = 97.7dB$$

Fig 7a



$$R_{cm} = 5M\Omega$$

$$r_o = 200K$$

b

Draw the circuit of a Wilson current mirror using BJTs and obtain the expression for the output impedance.

10

06

8 a

The input v_i to the circuit shown in fig8a is a low frequency sine wave signal of peak voltage V_p . The opamp is specified to have output saturation voltages of $\pm 13V$ and output current limits of $\pm 20mA$.

$$i) V_o = -6V$$

$$ii) V_{th} = 2.167$$

$$iii) V_o = 13V$$

$$iv) R_L = 6.20\Omega$$




Fig 8a

USN

R. V. COLLEGE OF ENGINEERING
Autonomous Institution affiliated to VTU
III Semester B. E. Examinations Nov/Dec-15
Electronics and Communication Engineering
ANALOG MICROELECTRONIC CIRCUITS




Time: 03 Hours

Maximum Marks: 100

Instructions to candidates:

1. Answer all questions from Part A. Part A questions should be answered in first three pages of the answer book only.
2. Answer FIVE full questions from Part B.

PART-A

1	1.1	The region of operation of a P-channel MOSFET, with $V_t = -1V$, is <u>Sat</u> , when it is biased such that $V_G = -5V$, $V_S = -1V$ and $V_D = -6V$.	01
	1.2	An NMOS transistor acts as an 500Ω resistor for small values of V_{DS} , when $V_{OV} = 2V$. If the device has to act as a 400Ω resistor, V_{OV} <u>2.5</u> .	01
	1.3	In the circuit of fig 1c, the minimum value of V_{DD} so that Q_1 does not enter triode region is equal to <u>1.5</u> .	
		 fig 1c	
		 fig 1g	
		 fig 1h	
1	1.4	An NMOS transistor, whose $C_{ox} = 10 \frac{fF}{\mu^2}$, $W = 50\mu$, $L = 0.4\mu$ and $V_t = 1V$, is biased with V_{GS} equal to $2V$. The total charge stored in the channel for $V_{DS} = 0$ is <u>200fc</u> .	01
2	1.5	The intrinsic gain of a BJT, whose early voltage = $26V$, at $27^\circ C$ = <u>-1000</u> .	01
2	1.6	A BJT operated in <u>CC</u> configuration acts closer to a voltage amplifier.	01
2	1.7	Assuming the transistor to be operating in the active region, the incremental resistance between the terminals A and B in the circuit of fig 1g = <u>26Ω</u> .	01
2	1.8	Assuming the transistor to be operating in the active region, the output impedance, R_o in the circuit of fig 1h = <u>10MΩ</u> .	01
2	1.9	In the mirror circuit of fig 1i, the transistors are identical with $\beta = 40$. I_o = <u>95.24μ</u> .	01
	1.10	In the differential amplifier circuit of fig 1j, the transistors are identical with $V_t = 0.7V$ and $k'_n W/L = 3.5 mA/V^2$. If $V_{CS}(min) = 0.5V$, $V_{ICM}(min)$ and $V_{ICM}(max)$ for the differential amplifier are respectively <u>-0.8528</u> and <u>2.5</u> .	02




fig 1i




fig 1j




fig 1k




fig 1l

2 (1.11)

In the circuit of fig 1k, $v_o/v_{id} = 2$. Assume $g_{mn} = 2 \text{ mA/V}$, $g_{mp} = 1 \text{ mA/V}$ and $\lambda = 0$, for all transistors.

3 (1.12)

The output voltage in the circuit of fig 1l = 8 V .

3 (1.13)

A difference amplifier, has a differential gain of 100 dB and $\text{CMRR} = 88 \text{ dB}$. If the output voltage is 200 mV and the common mode input is 25 mV , the differential input = 1 mV .

4 (1.14)

In a voltage amplifier using an op amp, whose unity gain bandwidth is 5 MHz and slew rate is $10 \text{ V}/\mu\text{sec}$, the maximum amplitude of a step input, so that the output is purely exponential, is equal to 0.318 V .

4 (1.15)

An op amp with a unity gain bandwidth of 10 MHz is used as an amplifier with a gain of 20 . The 3 dB frequency of the closed loop amplifier = 500 kHz .

4 (1.16)

An amplifier delivers a power output of 10 W with 15% total harmonic distortion, when the input voltage is 15 mV . If 40 dB negative feedback is provided and the output power is to remain at 10 W , the required input signal = 1.5 V and the total harmonic distortion of the closed loop amplifier = 0.15% .

5 (1.17)

A power transistor has its $\theta_{JA} = 2^\circ \text{ C/W}$. If the dissipation in the transistor is 40 W at an ambient temp of 40° C , the junction temperature of the transistor = 120° C .

5 (1.18)

A transformer coupled class-A power amplifier, operating from a 12 V battery, is delivering power to a loud speaker of 4Ω . If the transformer turns ratio is $2:1$, the maximum power output is equal to = 4.5 W .

$$P_{ac} = \left(\frac{V_i}{n} \right)^2 \frac{1}{R_L} = \left(\frac{2}{1} \right)^2 \frac{1}{4} = 1 \text{ W}$$

$$\text{PART-B } P_{ac} = \frac{V_{ce}^2}{2R_L} = \frac{12^2}{2 \times 16} = 4.5 \text{ Watts}$$

2

(a)

In the circuit of fig 2a, given $V_t = 0.5 \text{ V}$ and $k'_n W/L = 0.5 \text{ mA/V}^2$, determine $V_G, V_D, V_S, I_1, I_2, I_D$ and I_S . Assume $\lambda = 0$.




fig 2a




fig 2b

Assuming the two transistors are matched with $k'_n W/L = k'_p W/L = 0.5 \text{ mA/V}^2$, $|V_t| = 0.5 \text{ V}$ and $\lambda = 0$ in the circuit of fig 2b, find the drain currents I_{DP} and I_{DN} and V_O for:

- $V_i = 0$
- $V_i = +2.5 \text{ V}$

3

3. a



6

- i) v_o/v_i

ii) Input impedance, R_i

iii) The maximum possible peak amplitude of the input signal, so that the output is not distorted. The MOSFET has $V_t = 1.5\text{ V}$, $V_A = 50\text{ V}$ and $k'_n = 0.25\text{ mA/V}^2$.

4

2.

- i) Determine the operating point and also the stabilization factor, $S(I_{CO})$.



者

5

5 ~~a~~

08

08

08

68


b

In the RC coupled amplifier circuit of fig5b, determine the lower cut-off frequencies f_{LC1} , f_{LC2} and f_{LCE} due to C_{C1} , C_{C2} and C_E respectively and the upper cut-off frequencies f_{hi} and f_{ho} , due to input and output capacitances respectively. Also, calculate the bandwidth of the amplifier. The transistor is biased at $I_E = 1 \text{ mA}$ and has $\beta = 199$, $r_o = \infty$, $C_{be} = 8 \text{ pF}$ and $C_{bc} = 2 \text{ pF}$.

08

6 a

In the Wilson mirror circuit of fig6a, determine I_o , V_{G2} , V_{G3} and the lowest possible V_o . Also find g_m and r_o of Q_2 and Q_3 and the output impedance R_o . Given $V_t = 0.6 \text{ V}$, $k'_n = 250 \mu\text{A/V}^2$, $3(W/L)_1 = 1.5(W/L)_2 = (W/L)_3 = 60 \mu$ and $V_A = 20 \text{ V}$ for all the transistors.



08

b

In the differential amplifier circuit of fig6b, find V_{ov} , g_m of the transistors, the differential gain, the common mode gain and the $CMRR$. Assume the drain resistances are of 0.5% tolerance, $\lambda = 0$ and $k'_p = 1 \text{ mA/V}^2$.

08

OR


7 a

Design a Widlar current mirror circuit for obtaining an output current of $20 \mu\text{A}$ assuming $V_{BE} = 0.7 \text{ V}$ @ 1 mA and the transistors have very high β . The reference current is 0.5 mA . If the transistors have $\beta = 100$, $V_A = 20 \text{ V}$, determine the output impedance of the circuit.

08

b

A differential amplifier circuit is shown in fig 7b. Determine the differential input impedance, R_{id} , differential gain, A_d , common mode input impedance, R_{icm} , worst case common mode gain, A_{cm} , and $CMRR$, if the drain resistors are of 0.5% tolerance.





08

8 a

Design a difference amplifier using an ideal op amp to have a differential input impedance of $10 \text{ K}\Omega$, differential gain of 28 dB and common mode gain equal to zero. In the designed circuit, if the resistors used are of 0.25 % tolerance, calculate the worst case differential gain, common mode gain and $CMRR$. Also calculate the common mode input resistance, R_{icm} .

10

b	Draw the circuit of a full wave precision rectifier using two ideal op amps and explain its operation. The circuit should ensure that none of the op amps go into saturation at any time.	06
	OR	
9 a	Obtain an expression for the voltage gain of the amplifier circuit, using an ideal op amp, shown in fig 9a. Design the values of the different resistors to have an input impedance of $0.5\text{ M}\Omega$ and a gain of -50. Note the maximum value allowed for any resistor is $1\text{ M}\Omega$.	
	  Fig 9a Fig 10b	08
b	Design an instrumentation amplifier using three ideal op amps to have a differential gain variable from 0.5 to 30 using a $47\text{ K}\Omega$ potentiometer and with zero common mode gain.	08
10 a	A current amplifier has a gain A_i, input impedance R_i and output impedance R_o. Derive the expressions for the input and output impedances, R_{if} and R_{of}, when current shunt negative feedback is provided to the amplifier with a feedback factor β.	06
b	The op amp used in the circuit of fig10b has an open loop gain of 1000, input impedance of $100\text{ K}\Omega$ and output impedance of $10\text{ K}\Omega$. Determine $\frac{v_o}{v_s}$, R_{in} and R_{out} of the closed loop amplifier using feedback theory.	06
c	Prove that the conversion efficiency of a class-B power output stage is 50%, when power dissipation in the transistors is maximum.	04
	OR	
11 a	It is required to design an amplifier to have a nominal closed loop gain of 20 using a battery operated amplifier whose gain reduces to half its normal full battery value over the life of the battery. If only 1% drop in closed loop gain is desired, determine the nominal open loop amplifier gain required and the feedback factor.	04
b	In a complementary symmetry class-B power output stage, operating with a single supply of 20V: - What is the maximum power output possible into a 8Ω loud speaker? - If the input is $8\sin\omega t$, what is the power output delivered to the loud speaker? - What is the power dissipation in each of the two transistors, for the input as in (ii)? - What should be the minimum power dissipation capability of each transistor used in such an output stage?	08
c	A power transistor for which $T_j(\text{max}) = 180^\circ\text{C}$ can dissipate 50W at a case temp 50°C. If it is connected to a heat sink ($\theta_{cs} = 0.6^\circ\text{C/W}$), what heat sink temp is required to ensure safe operation at 30W dissipation. For an ambient temp of 39°C, what should be the thermal resistance of the heat sink?	04

SCHEME AND SOLUTION

SUBJECT CODE: 12EC33

SUBJECT: Analog Microelectronic Circuits

Question No	PART - A	Marks
1)	a) Saturation b) 2.5V c) 1.5V d) 200fC e) -1000 f) Common Collector g) 26Ω h) 10MΩ i) 95.24μA j) -0.8528V and 2.5V k) 2 l) 8V m) 1μV n) 0.318V o) 0.5MHz p) 1.5V and 0.15% q) 120°C r) 4.5W Q 1.i and 1.p carry 2 marks. Rest of them carry 1 mark each	20M
2a)	PART - B $V_G = \frac{10 \times 20M}{20M + 20M} = 5V \quad (1M) ; I_D = \frac{K_n' \left(\frac{W}{L}\right) (V_{GS} - V_t)^2}{2} \quad (1M)$ $I_D(mA) = 0.25 (4.5 - 5I_D)^2 ; 25I_D^2 - 49I_D + 20.25 = 0$ $I_D = 0.592mA \text{ OR } 1.367mA$ $I_D = 0.592mA \quad (2M) ; I_S = 0.592mA \quad (1M)$ $V_S = 2.96V \quad (1M) ; V_D = 7.04V ; I_1 = I_2 = 0.284A \quad (1M)$	8M
2b)	At $V_i = 0$; $V_{GSN} = V_{GSP}$; $I_{DN} = I_{DP}$; $V_o = 0V$ Both transistors operate in saturation. $I_{DN} = I_{DP} = \frac{1}{2} (0.5) (2.5 - 0.5)^2 = 1mA \quad (3M)$ At $V_i = 2.5V$; $V_{GSP} = 0$; PMOS is in cut off region & $I_{DP} = 0$; V_o is negative. NMOS operates in linear region.	

SCHEME AND SOLUTION

SUBJECT CODE: 12EC33

SUBJECT: Analog Microelectronic Circuits

Question No		Mark
	$I_D \cong K_n' \left(\frac{W}{L} \right) (V_{GS} - V_t) V_{DS} ; V_D = V_S = -5 I_D$ $I_D (\text{in mA}) = 0.5 [15 - 0.5] (-5 I_D + 2.5) \quad (5M)$ $I_D = 0.459 \text{ mA} ; V_D = -2.296 \text{ V}$	8M
3a)	$I_D (\text{mA}) = \frac{14 - V_1}{1.2} \Rightarrow V_1 = 14 - 1.2 I_D \quad (1) \quad (2M)$ $V_3 = 1.2 I_D (\text{mA}) ; I_D (\text{mA}) = \frac{0.25}{2} (V_1 - V_2 - 1)^2 \quad (2) \quad (2M)$ $I_D (\text{mA}) = \frac{0.25}{2} (V_2 - V_3 - 1)^2 \quad (3) \quad (2M)$ Equating (2) & (3) $V_2 = 7 \text{ V}$ From (3) $I_D (\text{mA}) = \frac{0.25}{2} (14 - 1.2 I_D - 7 - 1)^2$ $\therefore I_D = 1.82 \text{ mA} ; V_3 = 2.184 \text{ V} ; V_1 = 11.816 \text{ V} \quad (2M)$	8M
3b)	$I_D (\text{mA}) = \frac{K_n' \left(\frac{W}{L} \right) (V_{GS} - V_t)^2}{2} ; V_G = V_D = 15 - 10 I_D$ $I_D = \frac{0.25}{2} (15 - 10 I_D - 1.5)^2 \quad (2M)$ $I_D = 1.0589 \text{ mA} ; V_G = V_D = 4.41 \text{ V}$ $g_m = K_n' \left(\frac{W}{L} \right) (V_{GS} - V_t) = 0.25 \times 10^{-3} (4.41 - 1.5)$ $g_m = 0.73 \text{ mA/V} \quad (1M)$ $r_o = \frac{V_A}{I_D} = \frac{50}{1.0589 \text{ m}} = 47.2 \text{ k}\Omega \quad (1M)$	


SUBJECT CODE: 12EC33

SCHEME AND SOLUTION

SUBJECT: Analog Micro electronic Circuits

Question No

Marks



$$A_v = -g_m(r_o \parallel 10k \parallel 10k) = -0.73m(47.2k \parallel 5k) = -3.3 \quad (1M)$$


$$\text{Input Impedance} = \frac{R_G}{1 - A_v} = \frac{10M}{1 + 3.3} = 2.325M\Omega \quad (1M)$$

$$\text{Output Impedance} = R_o \parallel r_o = 10k \parallel 47.2k = 8.26k\Omega$$

$$\text{Largest allowable input signal} = \frac{V_G}{1 - A_v} = 0.348V \quad (2M)$$

8M

4a) $R_{th} = 30k\Omega$ $V_{th} = 7V$ $(1M)$



$$V_{th} = I_B R_B + V_{BE} + I_E R_E$$


$$7 = 30k I_B + 0.7 + 3k(200) I_B$$

$$I_B = 10.4\mu A; \quad I_E = 2mA \quad (1M)$$

$$V_{CE} = 14 - 2k I_C - 3k I_E = 4.02V \quad (1M)$$

$$r_e = \frac{V_T}{I_E} = \frac{26m}{2m} = 13\Omega \quad (1M)$$

$$S(I_{co}) = \frac{(\beta + 1)(R_{th} + R_E)}{R_B + (\beta + 1)R_E} = \frac{200(30k + 3k)}{30k + 200 \times 3k} = 10.476 \quad (1M)$$



$$\frac{V_o}{V_s} = -\frac{(2k \parallel 3.7k)}{13} = -99.86 \quad (1M)$$


Question No

Mark

Input Impedance = $30K \parallel 2.6K = 2.39K\Omega$ (1M)

Output Impedance = $2K\Omega$ (1M)

4b.




$$i_{b2} = (\beta_1 + 1) i_{b1}; \quad v_o = (\beta_2 + 1) (\beta_1 + 1) i_{b1} R_E$$

$$v_i = (\beta_1 + 1) r_{e1} i_{b1} + (\beta_2 + 1) r_{e2} (\beta_1 + 1) i_{b1} + R_E (\beta_2 + 1) (\beta_1 + 1) i_{b1}$$

$$\frac{v_o}{v_i} = \frac{R_E}{r_{e2} + R_E + \frac{r_{e1}}{\beta_2 + 1}} \quad (2M)$$

Input Impedance $\frac{v_i}{i_{b1}} = (\beta_1 + 1) r_{e1} + (\beta_2 + 1) (\beta_1 + 1) r_{e2} + (\beta_2 + 1) (\beta_1 + 1) R_E$
 $\approx \beta_2 \beta_1 R_E$ (2M)

Output Impedance.



Output impedance = $\frac{V_t}{i_t} \parallel R_E = R_o$

$$V_t = i_{b1} [r_{e1} (\beta_1 + 1) + (\beta_2 + 1) (\beta_1 + 1) r_{e2}]$$

$$i_t = i_{b1} (\beta_2 + 1) (\beta_1 + 1) i_{b1}$$

$$\frac{V_t}{i_t} = \frac{r_{e1}}{\beta_2 + 1} + r_{e2}$$


$$\frac{r_{e2}}{R_E} = \frac{1}{\beta_2 + 1} \Rightarrow r_{e2} = (\beta_2 + 1) r_{e1}$$



$$R_o = 2r_{e2} \parallel R_E \approx 2r_{e2} \quad (2M)$$

SCHEME AND SOLUTION

SUBJECT CODE:

SUBJECT:

Question No		Marks
5a)	$V_{TH} = -3V$; $R_{TH} = 132K\Omega$. $9 = 3.3K(100)I_B + 0.7 + 132K I_B + 3 = 0$ $I_B = 11.47\mu A$; $I_E = 1.147mA$. $r_e = \frac{26m}{1.147m} = 22.67\Omega$ (2M)  $V_o = \frac{R_E \parallel r_o}{r_e + (R_E \parallel r_o)} V_{in} = 0.993V$ (1M) $R_i = 132K \parallel [(\beta+1)(r_e + (R_E \parallel r_o))] = 91.08K\Omega$ (1M) $\frac{V_i}{V_s} = \frac{91.08K}{10K + 91.08K} = 0.901$. $A_{VS} = 0.901 \times 0.993 = 0.894$ (1M) $R_{out} = (R_E \parallel r_o) \parallel \left[r_e + \frac{132K \parallel 10K}{\beta+1} \right] = 111.2\Omega$ (2M)	8
5b)	$R_B = 30K\Omega$; $r_e = 26\Omega$; $r_\pi = 5.2K$; $A_v = 51.28$ (1M) $f_{LC1} = \frac{1}{2\pi C_1 [(R_B \parallel r_\pi) + R_{sig}]} = 29.3Hz$ (1M) $f_{LC2} = \frac{1}{2\pi C_2 (R_C + R_L)} = 26.52Hz$ (1M) $f_{LCE} = \frac{1}{2\pi C_E [R_E \parallel (r_e + \frac{R_B \parallel R_{sig}}{\beta+1})]} = 208.55Hz$ (1M) $C_{in} = C_{be} + C_{bc}(1 - A_v) = 112.50pF$ (1M)	

Question No		M.
10 b)	Open loop gain $A_{OL} = \frac{100K}{113K} \times 1000 \times \frac{18.75K}{28.75K} = 577$ (1M)  $\beta = 0.2$ (2M) $1 + A_{OL}\beta = 116.4$; $A_{CL} = \frac{A_{OL}}{1 + A_{OL}\beta} = 4.957$ (1M) $R_{i(OL)} = 113K\Omega$; $R_{if} = 13.15M\Omega$; $R_{in(actual)} = 13.145M\Omega$ $R_{o(OL)} = 6.52K\Omega$; $R_{of} = \frac{R_o}{1 + A_{OL}\beta} = 56\Omega$; $R_{o(actual)} = 57.06\Omega$ (1M)	6
10 c)	Power dissipated in transistor = $P_{dc} - P_{ac} = P_d$ $P_d = \frac{2V_{CC}V_{L(p)}}{\pi R_L} - \frac{V_{L(p)}^2}{2R_L}$; P_{dmax} is when $V_{L(p)} = \frac{2V_{CC}}{\pi}$ η at $P_{dmax} = \frac{P_{ac}}{P_{dc}} = 50\%$ (4M)	4
11 a)	$20 = \frac{A}{1 + A\beta}$; $19.8 = \frac{A/2}{1 + A\beta/2}$; $\frac{20}{19.8} = \frac{2 + A\beta}{1 + A\beta} \Rightarrow A\beta = 98$ $A = 198$ (1M) ; $\beta = 4.95\%$ (1M)	4M
11 b)	i) $P_{ac} = \frac{V_{CC}^2}{2R} = 6.25W$; ii) $P_{ac} = \frac{V_{L(p)}^2}{2R} = 4W$ (2M) iii) $P_{dc} = \frac{2V_{CC}V_{L(p)}}{\pi R_L} = 6.366W$; $P_d = \frac{P_{dc} - P_{ac}}{2} = 1.18W$ (2M) iv) $P_d = \frac{2}{\pi} (P_{o max}) = 1.266W$ (2M)	8M
11 c)	 i) $\theta_{Jc} = \frac{T_J - T_C}{P_d} = 2.6^\circ C/W$ (1M) ii) $\frac{T_J - T_S}{P_d} = \theta_{Jc} + \theta_{cs} \Rightarrow T_S = 84^\circ C$ (1M) iii) $\theta_{SA} = \frac{T_S - T_A}{P} = 1.5^\circ C/W$ (1M)	4M

USN

1 R 2 1 4 E C 1 8 7

R. V. COLLEGE OF ENGINEERING

Autonomous Institution affiliated to VTU

III / IV Semester B. E. Fast Track Examinations July-16

Electronics and Communication Engineering

ANALOG MICROELECTRONIC CIRCUITS


Time: 03 Hours

Maximum Marks: 100


Instructions to candidates:

1. Answer all questions from Part A. Part A questions should be answered in first three pages of the answer book only.
2. Answer FIVE full questions from Part B.


PART-A

1	1.1	A PMOS device having $ V_t = 1V$ is biased such that $V_s = 5V$ and $V_G = 2V$. The maximum V_D allowed while the device operates in saturation is = _____.	01
	1.2	An NMOS transistor has $C_{ox} = 10fF/\mu m^2$, $W = 100\mu m$, $L = 0.8\mu m$ and $ V_t = 0.5V$. If its $V_{GS} = 1.5V$, the total charge stored in the channel, for $V_{DS} = 0$, is = _____.	01
	1.3	An NMOS device operating in triode region acts as an 800Ω resistor when V_{OV} is $2V$. If the device has to act as a 500Ω resistor, then its V_{OV} should be _____.	01
	1.4	The NMOS transistors in the circuit of fig 1.4 are identical in all respects except their gate widths. The required gate widths are $W1 =$ _____ and $W2 =$ _____.	
		 fig.1.4	02
	1.5	A BJT whose V_A (Early voltage) is $52V$ at $27^\circ C$, has an intrinsic gain of _____.	01

1.6 In the circuit of Fig. 1.6, $V_{CE} = \underline{2}$. (assume β to be very large).




1.7 Assuming the silicon transistor in fig. 1.7, operated in the active region, the input impedance $R_{in} = \underline{\hspace{2cm}}$.



1.8 Assuming the silicon transistor in fig. 1.7, operated in the active region, the output impedance $R_{out} = \underline{\hspace{2cm}}$.

1.9 An NMOS with $V_t = 1V$, $V_s = 1V$ and $V_G = 3V$ and $\lambda = 0.01V^{-1}$ has an intrinsic gain of $\underline{\hspace{2cm}}$.

1.10 The small signal gain of the circuit shown in fig. 1.10 is $\underline{\hspace{2cm}}$. Assume $\lambda = 0$ for all the transistors.



- 1.11 For the NMOS differential circuit given in fig 1.11, the g_m of Q_1 is 10mA/V , the small signal differential gain $\frac{V_o}{V_{id}} = \underline{\hspace{2cm}}$.




fig.1.11

- 1.12 For the circuit shown in fig. 1.12, the output voltage V_o is = $\underline{\hspace{2cm}}$.





fig.1.12


- 1.13 An opamp has a differential gain of 100dB and CMRR of 80dB . If the differential input is $100\mu\text{V}$ and the common input is 100mV , the output voltage is = $\underline{\hspace{2cm}}$.
- 1.14 In a voltage follower using an op-amp, whose slew rate is $4\text{V}/\mu\text{s}$, peak value of the input sinusoidal voltage is 5.3V . The maximum frequency of the input signal, so that the output is not distorted = $\underline{\hspace{2cm}}$.
- 1.15 Consider an opamp with finite open loop gain has a unity gain bandwidth of 9MHz . If it is used as an amplifier with a gain of -5 , the 3dB frequency of the closed loop amplifier is = $\underline{\hspace{2cm}}$.
- 1.16 An amplifier has an open loop gain of 40dB and an input impedance of $2\text{k}\Omega$. If 5% current shunt negative feedback is provided to this amplifier, the input impedance of the closed loop amplifier = $\underline{\hspace{2cm}}$.
- 1.17 A class B complementary symmetry power amplifier using BJTs is operating from a single supply of 14V and driving a loud speaker of 5Ω . The maximum power output possible is = $\underline{\hspace{2cm}}$.
- 1.18 A power transistor with $T_j(\text{max}) = 200^\circ\text{C}$ has $\theta_{JA} = 5^\circ\text{C/W}$. $P_d(\text{max})$ for the transistor at an ambient temperature of 50°C = $\underline{\hspace{2cm}}$.

PART-B

For the circuit shown in Fig.2(a), draw the AC equivalent and determine $\frac{V_o}{V_{in}}$.




In the circuit of fig 2(b), determine the voltages V_1 and V_2 . Assume that the two transistors are identical.



OR

Determine the small signal voltage gain, its input impedance and the largest allowable input signal V_i for the amplifier circuit of fig. 3(a). the transistor has $V_t = 1V$, $V_A = 50V$ and $K_n'(W/L) = 0.20mA/V^2$. Assume C_{c1} and C_{c2} are infinite.



08

08

b/

For the circuit shown in Fig 3(b), determine V_1, V_2 and V_3 . $Kn'(W/L) = 4mA/V^2, V_t = 1V$ and $\lambda = 0$.




Fig. 3b

06

4

Design the values of R_C, R_E, R_1 and R_2 in the amplifier circuit of Fig.4 so that the operating point is fixed at $V_{CE} = 5V, I_C = 1.3mA$, with bias stabilization factor $S(I_{CO}) = 16$, and the mid frequency small signal voltage gain $\frac{V_o}{V_{sig}} = -150$. Design the values of C_{C1}, C_{C2} and C_E so that the lower cut off frequency of the amplifier is 100Hz. Choose C_{C1}, C_{C2} so that the lower cutoff frequency because of C_{C1} and C_{C2} are atleast a decade lower than 100Hz.




Fig. 4

Repeated

16

OR

5

In the amplifier circuit of Fig.5(a), determine the lower cutoff frequencies f_{LB}, f_{LE} due to C_B, C_C, C_E respectively and the upper cutoff frequencies f_{hi} and f_{ho} due to the input and output circuits respectively. Also calculate the bandwidth of the amplifier. C_{wi} and C_{wo} are the wiring capacitances at the input and output of the transistor.





Fig. 5a

12


Determine the value of R_C in the circuit of Fig 5(b), if the base current of si transistor is $30\mu A$ and its $\beta = 40$.



04

6 a


A differential amplifier using BJT is shown in Fig. 6(a), determine the differential input resistance R_{id} , differential gain A_d , the common mode input impedance R_{icm} , the worst case common mode gain A_{cm} and CMRR, if the drain resistors used are of 4% tolerance. Assume $\beta = 99$, $V_A = 35V$.



08

b

M_1 and M_2 are matched transistors in the circuit of Fig 6(b). Find the required value of R and the device dimensions so that the nominal output current $I_o = 100\mu A$, when $V_o = V_{GS}$. It is required that the current source should operate for V_o in the range of 0.2 to V_{DD} and the change in I_o over this range should be limited to 2% of the nominal I_o . Find also the output impedance of the current source.





08

OR

7 a

Draw the circuit of the Wilson current mirror using bipolar transistors and prove that the output impedance is approximately $\beta r_o/2$. Assume that all transistors are identical.

06

b	A current mirror loaded MOS differential amplifier of fig. 7(b) is biased with a current source $I = 1.2\text{mA}$. The NMOS device has $V_{ov} = 0.3\text{V}$ while that of PMOS device is 0.4V. $V_{AN} = V_{AP} = 9\text{V}$. Assume that for all the transistors, $C_{gs} = 30\text{fF}$, $C_{gd} = 10\text{fF}$ and $C_{db} = 0$. In addition to the capacitance introduced by the transistors at the output node, there is capacitance, $C_x = 130\text{fF}$. Find the DC value and the frequencies of the poles and zero of the differential voltage gain.  fig. 7b	10
8	a Design an instrumentation amplifier using 3 ideal op-amp, to obtain a differential gain, variable in the range 2 to 100, utilizing a $100\text{k}\Omega$ pot as a variable resistor. b Design a difference amplifier circuit using an ideal opamp to realize a differential impedance of $15\text{k}\Omega$ and a differential gain of 30dB. Assuming the resistors used are of 0.5% tolerance, calculate the worst case $CMRR$ of the amplifier. OR a Design a Schmitt trigger using an ideal opamp to have the upper and lower threshold points as $+4\text{V}$ and $+2\text{V}$. Assume the opamp is operating with $\pm 12\text{V}$. b Design a second order active low pass filter with upper cut off frequency of 4kHz and maximal flat response using Sallen-Key structure.	08 08 08 08
10	a The circuit of fig 10(a) consists of a differential stage followed by an emitter follower, with negative voltage series feedback, provided by R_1 and R_2. Find the values of A, feedback factor β, A_f, R_{in} and R_{out}. Assume β of the transistors to be 99.  fig. 10a	12

	b An amplifier has a gain A, input impedance R_i and output impedance R_o. With current shunt negative feedback, obtain the expressions for the input and output impedances of the closed loop amplifier. Assume feedback network is ideal with feedback factor β.	04
OR		
11	a A class B output stage is required to deliver a power of $50W$ to a 4Ω load. The power supply should be $5V$ greater than the corresponding peak sine wave output voltage. Determine the supply voltage required, peak current from each supply, total supply power, conversion efficiency and dissipation in each of the transistors.	06
	b Prove that the conversion efficiency in a class-B power output stage is 50%, when the power dissipation in the transistors is maximum.	04
	c A silicon transistor, operated with a heat sink ($\theta_{cs} = 0.5^\circ C/W$, $\theta_{SA} = 1.5^\circ C/W$) has $\theta_{JC} = 0.5^\circ C/W$. What maximum power can be handled by the transistor at an ambient temperature of $25^\circ C$, if $T_j(max) = 175^\circ C$. While dissipating $50W$ of power at $T_A = 30^\circ C$, determine the temperature of the heat sink, case and the junction of the transistor.	06

USN

--	--	--	--	--	--	--	--	--	--

R. V. COLLEGE OF ENGINEERING
 Autonomous Institution affiliated to VTU
 III Semester B. E. Examinations Nov/Dec-16
Electronics and Communication Engineering
ANALOG MICROELECTRONIC CIRCUITS

Time: 03 Hours

Instructions to candidates:

Maximum Marks: 100

1. Answer all questions from Part A. Part A questions should be answered in first three pages of the answer book only.
2. Answer FIVE full questions from Part B.

PART-A

1 1.1

The aspect ratio of a MOSFET is changed by 2 times, while I_D is maintained constant. Determine the change in the transconductance, g_m .

01

1.2

A MOSFET carries a drain current of 1 mA with $V_{DS} = 1V$ in saturation. Determine the change in I_D , if V_{DS} increases to 1.55 V and $\lambda = 0.1V^{-1}$. Find the output impedance of the device.

02

1.3

For a MOSFET, if $C_{gs} = 80fF$, $C_{gd} = 40fF$ and $g_m = 1mA/V$, the unity gain frequency of the device = _____.

01

1.4

Determine the values of resistors R_B and R_C in the circuit of Fig 1.4.




Fig 1.4

02

1.5

In fig.1.5, assuming the transistor to be in active region, the input impedance, $R_{in} =$ _____ and the output impedance, $R_{out} =$ _____.

2.2KΩ

19.5Ω




Fig 1.5

02

1.6

The value of R_E in Fig. 1.6 is equal to _____. Assume β is very large for both the transistors and $V_{BE} = 700 \text{ mV}$ @ $I_C = 1 \text{ mA}$.




Fig 1.6

1.7

In Fig. 1.7, $I_{EE} = 1.5 \text{ mA}$ and the emitter area, A_E of Q_1 is twice that of Q_2 . The differential input impedance = _____. Assume $\beta = 99$.




Fig 1.7

1.8

Consider the amplifier circuit shown in Fig. 1.8. The opamp is specified to have output saturation voltages of $\pm 13 \text{ V}$, the output current, $i_o =$ _____ for $V_p = 1 \text{ V}$.




Fig 1.8

1.9

An opamp with a unity gain bandwidth of 12 MHz is used as an amplifier with a closed loop gain of -5 . The bandwidth of the closed loop amplifier = 2.4 MHz.

1.10

Consider an op amp with input resistance $R_i = 50 \text{ K}$, output resistance $R_o = 30 \text{ K}$ and open-loop gain 299. When such an op-amp is configured as a voltage follower as shown in Fig. 1.10, the input impedance, $R_{if} =$ _____ and the output impedance, $R_{of} =$ _____.






Fig. 1.10

1.11	An amplifier has an open loop gain of 60dB and an input impedance of 500 K Ω . If 4.9 % voltage shunt negative is provided to this amplifier, the input impedance of closed loop amplifier = _____.	01
1.12	A power transistor with $T_J(max) = 200^\circ C$ has $\theta_{JA} = 5^\circ C/W$, $P_d(max)$ for the transistor at an ambient temperature of $50^\circ C$ = _____.	01
1.13	In a class A series-fed power amplifier, suitably biased with a load of 25 Ω and $V_{CC} = 20 V$, the maximum output power = _____.	01

PART-B

2	a	In the circuit of Fig.2a, determine V_1 and V_2. The two transistors are identical with $V_t = 1V$, $K'_n W/L = 2mA/V^2$. Assume $\lambda = 0$. $V_1 = 2.814V$ $V_2 = -2.186$  Fig 2a	06
	b	Design the circuit in Fig 2b so that the transistor operates in saturation with V_D biased 1V from the edge of triode region, with $I_D = 2mA$ and $V_D = 3V$. The device has $V_t = 1V$ and $K'_p W/L = 0.5 mA/V^2$. Assume $10\mu A$ current in the divider. $V_G = 3V$ $R_1 = 0.7M$ $R_2 = 0.3M$ $R_S = 1.6K\Omega$ $R_D = 1.5K\Omega$  Fig 2b OR	10

3

a

For the circuit shown in Fig 3a, determine V_1 , V_2 and V_3 . $K'_n W/L = 2.5 \text{ mA/V}^2$, $V_t = 1 \text{ V}$ and $\lambda = 0$. M_1 and M_2 are identical.

$$V_2 = 7 \text{ V}$$

$$V_1 = 9.69$$

$$V_3 = 4.31$$




Fig 3a

b

In the CS amplifier circuit of fig 3b, determine I_D , g_m , v_o/v_i , R_i , v_o/v_s and R_o . Assume $K'_n W/L = 1.2 \text{ mA/V}^2$, $V_t = 0.5 \text{ V}$ and $\lambda = 0$.

$$1.874 \text{ mA}$$

$$2.116 \text{ mA/V}$$

$$1.2 \text{ k}\Omega$$

$$-12.696$$

$$-8.96$$

$$6 \text{ k}\Omega$$




Fig 3b

08

08

4

a

Design the values of R_C , R_E , R_1 and R_2 in the amplifier circuit of fig. 4a, so that the operating point is fixed at $V_{CE} = 6.3 \text{ V}$, $I_C = 2.6 \text{ mA}$, with bias stabilization factor, $S(I_{CO}) = 10$, and the mid frequency small signal voltage gain $v_o/v_s = -125$. Design the values of C_{C1} , C_{C2} and C_E so that the lower cut-off frequency of the amplifier is 100Hz. (Hint: Choose C_{C1} and C_{C2} so that the lower cut-off frequencies because of C_{C1} and C_{C2} are lower than or equal to 10Hz).

$$R_C = 1.25 \text{ k}\Omega$$

$$R_E = 1.4 \text{ k}\Omega$$

$$R_1 = 3.1 \text{ k}\Omega$$

$$R_{TH} = 3.1 \text{ k}\Omega$$

$$V_{TH} = 9.566 \text{ V}$$

$$R_1 = 58.33 \text{ k}\Omega$$

$$R_2 = 66.16 \text{ k}\Omega$$




Fig 4a

$$C_E = 159.2 \mu\text{F}$$

$$C_1 = 16.4 \mu\text{F}$$

$$C_2 = 0.97 \mu\text{F}$$

rechecked

10

b Determine the operating point of the silicon transistor in the circuit of fig 4b and determine $\frac{v_o}{v_s}$, R_{in} and R_{out} .

$$11.35 \mu A$$

$$0.567 \text{ mV}$$

$$9.18 \text{ V}$$

$$R_{in} = 45.85 \text{ k}\Omega$$

$$R_{out} = 116.57 \text{ k}\Omega \parallel 180 \text{ k}\Omega$$

$$= 70.72 \text{ k}\Omega$$

$$\frac{v_o}{v_s} = 0.987$$

$$R_o = 45.55 \approx 113.55 \text{ k}\Omega$$

$$= 45.26 \text{ k}\Omega$$




Fig 4b

OR

5 a

In the amplifier circuit of Fig 5a, determine the lower cut-off frequencies f_{LB} , f_{LC} , f_{LE} due to C_B , C_C and C_E respectively and the upper cut-off frequencies f_{Hi} and f_{Ho} due to the input and output circuit internal capacitances. Also calculate the bandwidth of the amplifier. Assume that the transistor is biased such that $r_e = 39 \Omega$, $C_{bc} = 40 \text{ pF}$ and $C_{be} = 12 \text{ pF}$. Assume $r_o = \infty$.




Fig 5a

In the circuit of fig 5b, determine R_C .




Fig 5b

06

10

06

6 a

In the Wilson mirror circuit of Fig 6a, determine I_o , and the lowest possible V_o . Also find the output impedance R_{out} , given $V_t = 0.6V$, $K'_n = 250 \frac{\mu A}{V^2}$, $3(\frac{W}{L})_1 = 1.5(\frac{W}{L})_2 = (\frac{W}{L})_3 = 60$ and $V_A = 20V$ for all the transistors.




Fig 6a

Design the circuit in Fig 6b to obtain a dc voltage of $+0.2V$ at each of the drains of Q_1 and Q_2 when $V_{G1} = V_{G2} = 0$. Operate all transistors at $V_{OV} = 0.2V$ and assume that for the process technology in which the circuit is fabricated, $V_t = 0.5V$ and $K'_n = 250 \frac{\mu A}{V^2}$. Neglect channel-length modulation. Determine the values of R , R_d and the $\frac{W}{L}$ ratios of Q_1 , Q_2 , Q_3 and Q_4 . What is the input common-mode voltage range for the design?




Fig 6b

An active loaded MOS differential amplifier of Fig 7a is biased with a current source $I = 0.4 \text{ mA}$. The NMOS devices, have $V_{OV} = 0.4 \text{ V}$, $V_A = 15 \text{ V}$. Assume that for all the transistors, $C_{gd} = 2 \text{ fF}$ and $C_{gs} = 10 \text{ fF}$. The load capacitance at the output node, $C_x = 16 \text{ fF}$. Calculate the values of A_d , A_{cm} and the $CMRR$ at low frequencies. Also determine the pole and zero frequencies of A_d and the dominant pole of $CMRR$, if the capacitance and resistance at node SS is $C_{SS} = 50 \text{ fF}$ and $R_{SS} = 50 \text{ k}\Omega$.

7 a

$\tau_{\text{min}} = 2277$

$$\tau_c = 36 \int F$$

10	15	10/2
----	----	------

25 x 87.5K x 20

212.3.11H2


$$S_{\text{max}} = S_{\text{min}} = \frac{0.4}{0.4} = 1 \text{ m/s} = 9 \text{ km/h} = 9 \text{ m/s}$$

$$A_c = \underline{437.5}$$

$$\frac{1}{3 \times 1 \times 50} = 10^{-2} = A_{\text{cell}} \quad \epsilon_{\text{cell}} = 37.5 \text{ mV} \quad R_r = 37.5 \Omega$$

$$g(b) = \frac{-90}{1 + \frac{90}{1547}}$$

$$\begin{aligned} \gamma &= 95.62 \\ R_1' &= 1.4118 K \\ R_1 &= 23.5K \end{aligned}$$



$$\begin{aligned} V_{DS} &= 1.33V \\ \gamma &= 1/4 \end{aligned}$$


$$\begin{aligned} \gamma_1 &= 1/5 \\ \gamma_2 &= 1/6 \\ \gamma_3 &= 1/4 \\ \gamma_4 &= 1/4 \end{aligned}$$

Fig 7a

b

For the MOS differential amplifier circuit shown in Fig. 7b, find V_{OV} and g_m of the devices and A_d , A_{cm} and $CMRR$. Assume the drain resistances are 0.5% tolerance and $\lambda = 0$.

$$\begin{aligned} C_{gs} &= 1.2 \times 10^{-15} F \\ \frac{1.6}{2.5} &= 0.64 \\ V_{GS} &= 0.8V \\ C_{gs} &= \frac{1.6}{0.8} = 2 \times 10^{-15} F \end{aligned}$$



$$K' \frac{W}{L} = 2.5 \text{ mA/V}^2$$

Fig 7b

$$\begin{aligned} A_d &= 5 \\ A_{cm} &= \frac{1.6 \times 10^{-15}}{1.96} = 0.4 \times 10^{-15} \\ CMRR &= \frac{24.100}{0.64} = 37.656 \end{aligned}$$

8 a

Design an instrumentation amplifier, after obtaining the expression for its gain, to realize a differential gain, variable in the range 0.5 to 50, utilizing a 50k pot as a variable resistor.

Design a difference amplifier using an ideal op-amp to have a differential input impedance of 10K Ω , differential gain of 28dB and common mode gain of zero. In the designed circuit, if the resistors used are of 1% tolerance, calculate the worst case common mode gain and hence the $CMRR$.

OR

$$\begin{aligned} R_1' &= 123.75 \\ R_2' &= 5.05 \\ R_1 &= 126.25 \\ R_2 &= 4.95 \end{aligned}$$

Design a Schmitt trigger, using an ideal op amp, to obtain a $UTP = 4V$ and hysteresis = 6V. Assume op-amp $V_{SAT} = \pm 12V$.

i) Design an inverting amplifier with a closed loop gain of 90 and an input impedance of 1.5 K Ω , using an ideal opamp.

ii) If the op amp has an open loop gain of 1547, find the closed loop gain of the amplifier.

iii) Design the value of the resistor one can place in parallel with R_1 to restore the closed loop gain to its nominal value.

$$\begin{aligned} R_1 &= 1.5K \\ R_2 &= 200K \\ \frac{R_2}{R_1} &= 133 \\ \frac{200}{1.5} &= 133 \\ R_1 &= 50K \\ \frac{200}{50} &= 4 \\ R_1 &= 50K \\ R_2 &= 25.126K \end{aligned}$$

$$A_{cm} = 0.038$$

$$\begin{aligned} A_{cm} &= \frac{123.75}{5.05} - \frac{126.25}{4.95} \left(1 + \frac{123.75}{5.05} \right) \\ &= 24.100 - 25.505 = -1.405 \end{aligned}$$

08

08

08

08

08

08

10 a

In the amplifier circuit of Fig 10a, determine v_o/v_s , R_{in} and R_{out} using feedback methodology. The op amp used has an open loop gain of 800, $R_{id} = 75\text{K}\Omega$ and an output impedance of $5\text{K}\Omega$.

$\beta = \frac{1}{51} = 0.0196$
 $R_{id} = 80.96\text{K}\Omega$
 $R_o = 3.44\text{K}\Omega$
 $A = \frac{800 \times 75}{80.96} = 761.67$
 $A_f = \frac{4.766\text{K}}{9.766\text{K}} = 0.488$
 $1 + A\beta = 8.091$




Fig 10 a

- b Draw the circuit of a complementary symmetry class B power output stage and show that the maximum conversion efficiency is 78.5 %.
- c Prove that the stability of the gain, A_f , of an amplifier with the negative feedback improves by a factor $(1 + A\beta)$, compared to that of the amplifier without feedback, where A is the open gain and β is the feedback factor.

OR

11 a

In a complementary symmetry class B power amplifier output stage using a two supply voltages of $+16\text{V}$ and -16V ,

- i) What is the maximum power output possible into an 8Ω loud speaker?
- ii) If the input voltage is $7\sin\omega t$, what is the power output delivered to the loud speaker?
- iii) What is the power dissipation in each of the two transistors, for the input as in (ii) above.
- iv) What should be the minimum power dissipation capability of each transistor used in such an output stage.

A transconductance amplifier has an input resistance R_i and output resistance R_o and gain A. If negative current series feedback is provided to such an amplifier with a feedback factor β , derive the expressions for the input and output impedances of the amplifier with feedback. Assume that there are no loading effects of the feedback network.

A silicon power transistor operated with a heat sink ($\theta_{CS} = 1^\circ\text{C/W}$, $\theta_{SA} = 2^\circ\text{C/W}$) has $\theta_{JC} = 0.5^\circ\text{C/W}$. What maximum power can be handled by the transistor at an ambient temperature of 25°C , if $T_{j(max)} = 175^\circ\text{C}$.

$\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA}$
 $= 0.5 + 1 + 2 = 3.5^\circ\text{C/W}$
 $P_{D(max)} = \frac{T_{j(max)} - T_A}{\theta_{JA}} = \frac{175 - 25}{3.5} = 42.86\text{W}$

$\frac{175}{3.5}$

$\frac{175}{25}$
 150
 42.86W

R.V. COLLEGE OF ENGINEERING
Autonomous Institution affiliated to VTU
MODEL QUESTION PAPER
Electronics and Communication Engineering
16EC33: ANALOG MICROELECTRONIC CIRCUITS

Time : 03 Hours

Maximum Marks : 100

Instructions to candidates:

1. Answer all questions from Part A. Part A questions should be answered in first three pages of the answer book only.
2. Questions 2,7 and 8 of PART B are compulsory
3. Answer questions 3 OR 4 and 5 OR 6

Part- A

Each question carries 1 mark

1. a. For an NMOS transistor, if $k'_n W/L = 2\text{mA/V}^2$ and $I_D = 1\text{mA}$, its $g_m = \underline{\hspace{2cm}}$.
- b. If $V_A = 30\text{V}$ and $V_{OV} = 0.5\text{V}$ for a MOS transistor, its intrinsic gain = $\underline{\hspace{2cm}}$.
- c. A MOS transistor has $C_{gs} = 0.1\text{pF}$ and $C_{gd} = 25\text{fF}$. If $g_m = 1\text{mA/V}$, its unity gain frequency = $\underline{\hspace{2cm}}$.
- d. A MOS transistor having $V_A = 10\text{V}$ is biased such that $I_D = 1\text{mA}$ and $V_{OV} = 2\text{V}$. If gate and drain are connected together, the incremental resistance between the gate and the source = $\underline{\hspace{2cm}}$.
- e. What is 'Early effect' in a Bipolar Junction Transistor?
- f. A BJT biased in the active region is used as an amplifier with a collector resistance R_C and an emitter resistance R_E . The small signal voltage gain between base and collector is equal to $\underline{\hspace{2cm}}$. Assume large β for the transistor and neglect Early effect.
- g. A BJT operated in $\underline{\hspace{2cm}}$ configuration behaves closer to a voltage controlled current source.
- h. The output impedance of an emitter follower driven by a voltage source with a source resistance, $10\text{k}\Omega = \underline{\hspace{2cm}}$. Assume $\beta = 99$ and $I_E = 1.3\text{mA}$ for the transistor.
- i. The output impedance of a Wilson mirror using identical BJTs, with $\beta = 200$ and $r_o = 50\text{k}\Omega$, = $\underline{\hspace{2cm}}$.
- j. For a Wilson mirror, using identical MOSFETs with $V_{OV} = 0.5\text{V}$ and $V_t = 0.4\text{V}$, the minimum V_o allowed = $\underline{\hspace{2cm}}$.
- k. A MOS differential amplifier with identical transistors has resistive loads of $20\text{k}\Omega$ with 2% tolerance. If the current source has a resistance of $100\text{k}\Omega$ and the output is taken differentially, the worst case common mode gain = $\underline{\hspace{2cm}}$.
- l. A differential amplifier with identical BJTs with $\beta = 199$ has a tail current 1mA . The differential input impedance = $\underline{\hspace{2cm}}$.
- m. An op amp has a unity gain bandwidth of 30MHz . If it is used as an amplifier with a closed gain = -5 , the bandwidth of the closed loop amplifier = $\underline{\hspace{2cm}}$.
- n. *An op amp has a differential gain of 94dB and CMRR of 100dB . If the two input voltages are 1.00005V and 0.99995V , the output = $\underline{\hspace{2cm}}$.
- o. An op amp has an open loop gain of 999 and an output impedance of $1\text{k}\Omega$. If the op amp is used as a voltage follower, the output impedance of the voltage follower = $\underline{\hspace{2cm}}$.
- p. Current shunt negative feedback is used to $\underline{\hspace{2cm}}$ the input impedance and $\underline{\hspace{2cm}}$ the output impedance.
- q. The distortions of an amplifier in the open loop and closed loop are respectively 22% and 2%. If the open loop gain is 10^3 , the feedback factor = $\underline{\hspace{2cm}}$.

- r. In a series fed class A power amplifier, for obtaining a power output of 4W into a load of 8Ω , the minimum supply voltage needed = _____.
- s. A single supply of 12V is used for a complementary symmetry class B power amplifier. If the load is 8Ω , the maximum power output possible = _____.
- t. What is Channel Length Modulation in a MOS transistor

Part- B

2. a) In the circuit of fig2a, determine V_1 , V_2 and V_3 . Q_1 and Q_2 are identical with $k'_n W/L = 2\text{mA/V}^2$ and $V_t = 1\text{V}$.

08M




fig 2a




fig 2b

- b) The CS amplifier circuit shown in fig2b uses a MOS transistor with $V_t = 0.5\text{V}$, $\lambda = 0$ and $k'_n W/L = 1.2\text{mA/V}^2$. Determine I_b , g_m , v_o/v_i , R_i , v_o/v_s and R_o .

08M

3. a) Determine V_{CC} in the circuit of fig3a. Assume Silicon transistor.

06M




fig 3a

- b) Design a CE amplifier circuit using a Si NPN transistor with voltage divider biasing to have the operating point at $V_{CE} = 5.8\text{V}$, $I_E = 1.5\text{mA}$ with $S(I_{CO}) = 20$ and the small signal voltage gain = -125. Assume $V_{CC} = 16\text{V}$ and transistor $\beta = 79$ and $r_o = 20\text{k}\Omega$. For the designed circuit, determine the input and output impedances.

10M

OR

- 4.a) Draw the small signal equivalent of a Darlington pair & obtain the expressions for the voltage gain and input and output impedances.

08M

- b) In the amplifier circuit of fig4b, determine the operating point of the Si transistor, r_e , v_o/v_i , R_{in} , v_o/v_s and R_{out} . Assume $\beta = 49$ and $r_o = 50\text{k}\Omega$.

08M




fig 4b

5.a) In the Wilson mirror circuit of fig 5a, determine I_o , V_{G1} , V_{G3} and the lowest possible V_o . Find the values of g_m and r_o for all transistors and also the output impedance, R_{out} . 08M




fig 5a




fig 5b

b) For the differential amplifier circuit shown in fig 5b, determine I_{D1} , I_{D2} , g_{m1} , g_{m2} , V_s , r_{o1} , r_{o2} , r_{o3} , r_{o4} and the differential gain v_o/v_{id} . 08M

OR

6. a) Calculate the values of R and R_E in the Widlar mirror circuit of fig 6a for an output current of $25 \mu A$. Assume large β for the transistors and $V_{BE} = 700 mV$ @ $I_C = 1 mA$. For the designed circuit, calculate the output impedance, if $V_A = 20 V$ and $\beta = 99$. 08M




fig 6a




fig 6b

b) In the active loaded differential amplifier circuit shown in fig 6b, determine the low frequency differential gain, A_d , the effective capacitances C_m and C_o at the mirror and the output nodes respectively. The load capacitance at the output is $70 fF$. Determine the pole and zero frequencies of

A_d and the zero frequency of the common mode gain. Assume $R_{ss} = 100k\Omega$ and $C_{ss} = 0.1pF$. Also plot the frequency response of CMRR. 08M

7. a) Design an amplifier to have a gain of -40 and an input impedance of $5k\Omega$, using an op amp which is ideal in all respects except that it has a finite gain of 600 . In the designed circuit, what would be the gain if the op amp is replaced by an ideal one? What would be the modification needed to obtain the original gain with the same input impedance with an ideal op amp? 08M

b) Design an instrumentation amplifier using three ideal op amps, after obtaining the expression for the gain, to have a variable gain from 0.5 to 50 using a $50k\Omega$ pot. 08M

8. a) With the help of a neat schematic, prove that the input and output impedances of an amplifier increase by $(1+A\beta)$, with current-series negative feedback. A is the open loop gain of the amplifier and β is the feedback factor. 08M

b) In the circuit of fig8b, determine v_o/v_s , R_{in} and R_{out} using feedback methodology. The op amp has an open loop gain of 1000 , input impedance of $50k\Omega$ and output impedance of $2k\Omega$. 08M




Fig8b

USN

--	--	--	--	--	--	--	--	--	--

R. V. COLLEGE OF ENGINEERING
Autonomous Institution affiliated to VTU
III Semester B. E. Examinations Nov/Dec-17
Electronics and Communication Engineering
ANALOG MICROELECTRONIC CIRCUITS






Time: 03 Hours

Maximum Marks: 100

Instructions to candidates:

- Answer all questions from Part A. Part A questions should be answered in first three pages of the answer book only.
- Answer FIVE full questions from Part B. In Part B question number 2, 7 and 8 are compulsory. Answer any one full question from 3 and 4 & one full question from 5 and 6

PART-A

1	1.1	A MOS transistor has its $C_{gs} = 0.4 \text{ pF}$, $C_{gd} = 0.1 \text{ pF}$. To obtain a unity gain frequency of 200 MHz for the device, its g_m should be = _____.	01
	1.2	A PMOS transistor having $V_t = -0.5 \text{ V}$ is biased such that $V_s = 3 \text{ V}$ and $V_G = 2 \text{ V}$. The maximum V_D allowed so that the transistor operates in saturation = _____.	01
	1.3	An NMOS transistor is having $V_t = 0.8 \text{ V}$ and $\lambda = 0.02 \text{ V}^{-1}$. If its $V_{GS} = 1 \text{ V}$, its intrinsic gain = _____.	01
	1.4	For a MOS transistor, if W/L is increased 9 times while maintaining its I_D constant, its g_m will increase by a factor of _____.	01
	1.5	In the circuit of fig 1.5, assuming that the transistor is operating in the active region, the incremental resistance between the terminals A and B = _____.	
		 fig 1.5	
		 fig 1.6	
		 fig 1.8	
		 fig 1.9	
	1.6	The input impedance, R_{in} in the circuit of fig 1.6 = _____.	01
	1.7	The output impedance, R_o in the circuit of fig 1.6 = _____.	01
	1.8	In the circuit of fig 1.8, assuming the transistor has very large β , $V_{CE} =$ _____.	01
	1.9	In the current mirror circuit of figure 1.9, $I_o =$ _____.	01
	1.10	The output impedance R_o in the circuit of figure 1.10 = _____.	
		 fig 1.10	

1.11 The output impedance R_o in the circuit of fig 1.11 = _____.




fig 1.11




fig 1.14

1.12 A MOS differential pair uses a current source with $R_{SS} = 100 K\Omega$. Assuming for the transistor, $g_m = 4 mA/V$, if the output is single ended, $CMRR =$ _____.

1.13 A differential amplifier has a differential gain of $80 dB$ and $CMRR = 86 dB$. If the differential input is $10 \mu V$ and the common mode input is $25 mV$, the output voltage = _____.

1.14 The output voltage V_o , in the circuit of fig 1.14 = _____.

1.15 An op amp has its $f_t = 10 MHz$. The 3-dB frequency of a closed loop amplifier with a gain of -4 , using the above op amp = _____.

1.16 An op amp has an open loop gain of 500 and $R_{in} = 30 K\Omega$. If this op amp is used as a voltage follower, the input impedance = _____.

1.17 A Class-B complementary symmetry power output stage is operated with a single supply of $16 V$ and delivers power to a 8Ω loud speaker. The maximum power output possible = _____.

1.18 A power transistor has its $T_j(Max) = 175 ^\circ C$, $\theta_{JC} = \theta_{CS} = \theta_{SA} = 0.8 ^\circ C/W$. The maximum power that the transistor can dissipate at $T_A = 55 ^\circ C$ is _____.

1.19 Current shunt feedback is provided to an amplifier to _____ its output impedance.

1.20 Voltage shunt feedback is provided to an amplifier to _____ its input impedance.

PART-B

2 a Draw the small signal equivalent of the circuit shown in figure 2a and determine the voltage gain, v_o/v_i , the output impedance, assuming the MOS transistors are operating in saturation.




fig 2(a)




fig 2(b)

b In the CS amplifier circuit of fig 2b, determine:



- I_D
- voltage gain, v_o/v_i
- input impedance, R_i
- v_o/v_s
- The maximum peak value of the signal v_s which can be amplified without any distortion.

06

10



3 a Design the values R_C, R_E, R_1 and R_2 in the CE amplifier circuit of fig 3a, to obtain $V_{CE} = 7V$, $I_E = 1.5 mA$, $S(I_{CO}) = 15$ and the small signal voltage gain $\frac{v_o}{v_i} = -100$. The transistor has $\beta = 99$ and $r_o = 30 K\Omega$. 08

b If figure 3b, determine the operating point of the Si PNP transistor, the small signal voltage gains v_o/v_i , v_o/v_s , the input impedance, R_i and the output impedance R_o . The transistor has $\beta = 99$ and $r_o = 30 K\Omega$. 08





OR

4 a Determine the value of R_C in the circuit of fig 4a, if the base current of the Si transistor is $40 \mu A$ and its $\beta = 20$. 04



b In the amplifier circuit of fig 4b, determine mid frequency gains v_o/v_i and v_o/v_s , the input impedance, R_i and the output impedance R_o , the lower cutoff frequencies f_{LS}, f_{LC} and f_{LE} due to C_S, C_C and C_E respectively and the upper cut off frequencies, f_{hi} and f_{ho} due to the input and output capacitances respectively. Assume $\beta = 99$, $C_{be} = 50 pF$ and $C_{bc} = 5 pF$ for the transistor. 12

5 a In the Wilson mirror circuit of figure 5a, determine I_o, V_{G2}, V_{G3} and the lowest possible V_o . Find the values of g_m and r_o of Q_1, Q_2 and Q_3 and also the output impedance, R_o . Assume $V_t = 0.6 V, k'_n = 200 \mu A/V^2$, $(\frac{W}{L})_1 = 40, (\frac{W}{L})_2 = 20, (\frac{W}{L})_3 = 30$ and $V_A = 12 V$ for all the transistors. 08





b

For the differential amplifier circuit shown in fig 5b, find the common mode input voltage range, the input impedance, R_{id} , the differential mode gain, v_o/v_s , the common mode input impedance R_{icm} , the common mode gain, A_{cm} and the $CMRR$, if the drain resistors are of 0.5 % tolerance. Assume $\beta = 99$ and $V_A = 100 V$ for the transistors and $V_{CS}(Min) = 1V$.

OR

6 a

In the Widlar's mirror circuit of figure 6a, determine R and R_E , assuming β is very high and $V_{BE} = 700 mV @ I_C = 1 mA$. Find the output impedance of the current source, R_o , if $\beta = 120$ and $V_A = 10V$.



08

06

10

b

In the MOS differential amplifier circuit of fig 6b, find the mid frequency values of the differential and common mode gains. Calculate the pole and zero frequencies of A_d and the zero frequency of A_{cm} . Assume $(V_{OV})_N = 0.25 V$, $(V_{OV})_P = 0.5 V$, $V_{AN} = 10 V$ and $|V_{AP}| = 8V$. Assume for all the transistors, $C_{gs} = 20 fF$, $C_{gd} = 5 fF$ and $C_{db} = 3 fF$. There is in addition a load capacitance of $22 fF$ at the output and $R_{SS} = 60 K$ and $C_{SS} = 50 fF$.

7 a

Design an instrumentation amplifier, using three ideal op amps, to realize a differential gain, variable in the range 1 to 80, utilizing a $50 K$ pot as a variable resistor.

08

b

Design a difference amplifier using an ideal op amp to have a differential input impedance of $12 k\Omega$, a differential gain of $32.04 dB$ and zero common mode gain. In the designed circuit, if the resistors used are of 2 % tolerance, determine the worst case common mode gain and $CMRR$.

08

8 a

The op amp in the circuit of fig 8a has an input impedance of $150 k\Omega$ and output impedance of $4 k\Omega$ and an open loop gain of 1200. Determine v_o/v_s , R_{in} and R_{out} using feedback theory.




fig 8(a)



10

b

A class B complementary symmetry power output stage operates from $+16V$ and $-16V$ supplies. If the load is 16Ω and the input is $12 \sin 6280 t$, determine the output power, input power, efficiency, dissipation in each transistor. Also find the minimum power dissipation capability required for the transistors, so that they operate safely in this circuit.



06

- 3 a Design the values R_C, R_E, R_1 and R_2 in the CE amplifier circuit of fig 3a, to obtain $V_{CE} = 7V$, $I_E = 1.5 \text{ mA}$, $S(I_{CO}) = 15$ and the small signal voltage gain $\frac{v_o}{v_i} = -100$. The transistor has $\beta = 99$ and $r_o = 30 \text{ K}\Omega$. 08
- b If figure 3b, determine the operating point of the Si PNP transistor, the small signal voltage gains v_o/v_i , v_o/v_s , the input impedance, R_i and the output impedance R_o . The transistor has $\beta = 99$ and $r_o = 30 \text{ K}\Omega$.





OR



- 4 a Determine the value of R_C in the circuit of fig 4a, if the base current of the Si transistor is $40 \mu\text{A}$ and its $\beta = 20$.



- b In the amplifier circuit of fig 4b, determine mid frequency gains v_o/v_i and v_o/v_s , the input impedance, R_i and the output impedance R_o , the lower cutoff frequencies f_{LS} , f_{LC} and f_{LE} due to C_S , C_C and C_E respectively and the upper cut off frequencies, f_{hi} and f_{ho} due to the input and output capacitances respectively. Assume $\beta = 99$, $C_{be} = 50 \text{ pF}$ and $C_{bc} = 5 \text{ pF}$ for the transistor.

- 5 a In the Wilson mirror circuit of figure 5a, determine I_o , V_{G2} , V_{G3} and the lowest possible V_o . Find the values of g_m and r_o of Q_1 , Q_2 and Q_3 and also the output impedance, R_o . Assume $V_t = 0.6 \text{ V}$, $k'_n = 200 \mu\text{A}/\text{V}^2$, $(\frac{W}{L})_1 = 40$, $(\frac{W}{L})_2 = 20$, $(\frac{W}{L})_3 = 30$ and $V_A = 12 \text{ V}$ for all the transistors.



Question No		Marks
6(a)	$R_E = 2.4K; R = 9.344K; R_E' = 2.355K \downarrow 1M$ $R_O = 2.355K + 400K + \frac{400K}{1.04K} \times 2.355K = 1.3M \downarrow 2M$	06M
(b)	$g_{m1} = g_{m2} = 2mA/V; r_{o1} = r_{o2} = 40K; R_O = 17.77K; \Rightarrow 2M$ $g_{m3} = g_{m4} = 1mA/V; r_{o3} = r_{o4} = 32K;$ $A_d = g_{m1}R_O = 35.55; A_{cm} = \frac{32K}{33 \times 120K} = \frac{1}{123.75} \downarrow 1M; CMRR = 4.4 \times 10^3 \approx 73dB$ $C_{m1} = 51fF; C_L = 38fF; f_{p1} = \frac{1}{2\pi C_L R_O} = 235.8MHz; f_{p2} = \frac{g_{m3}}{2\pi C_{m1}} = 3.122GHz$ $f_z(A_d) = \frac{2g_{m3}}{2\pi C_{m1}} = 6.244GHz; f_z(A_{cm}) = \frac{1}{2\pi r_{o3} C_{ss}} = 53MHz$	10M
7(a)	Instrumentation amplifier circuit $\Rightarrow 2M$ Expression for gain $= (1 + \frac{2R_2}{R_1}) \frac{R_4}{R_3} \Rightarrow 1M$ Let $\frac{R_4}{R_3} = \frac{1}{4}$; then $(1 + \frac{2R_2}{R_1}) \Rightarrow 4$ to 320; $R_1 = R_{if} + 50K \text{ pot} \Rightarrow 1M$ $(1 + \frac{2R_2}{R_{if}}) = 320$ and $(1 + \frac{2R_2}{R_{if} + 50K}) = 4$; $R_{if} = 474.7\Omega \Rightarrow 1M$ $R_2 = 75.71K \Rightarrow 1M$	08M
(b)	Difference amplifier circuit $\Rightarrow 2M$ Design of 4 resistors $\Rightarrow 1M$ $\frac{R_2'}{R_1'}$ and $\frac{R_4'}{R_3'}$ worst case values $\Rightarrow 1M$; $A_d \Rightarrow 1M; A_{cm} \Rightarrow 2M; CMRR \Rightarrow 1M$; $\frac{R_2'}{R_1'} = 41.6326$ $A_d = 41.592; A_{cm} = 0.0812$; $CMRR = 512.2 \approx 54dB$; $\frac{R_4'}{R_3'} = 38.4313$ 	08M
8(a)	 Loading effects $\Rightarrow 1M$ @ output 405K will @ input 4.9K in series $\beta = \frac{5}{405} \Rightarrow 1M$ $A = \frac{v_o}{v_s} = 1200 \times \frac{150}{16494} \times \frac{7.845}{11.845} = 722.78 \Rightarrow 2M$ $R_i = 164.94K; R_O = 2.649K; (1 + A\beta) = 9.923 \Rightarrow 1M$ $A_f = 72.84; R_{if} = 1.636M; R_{of} = 267\Omega$ $R_{in} = 1.626M; R_{out} = 276\Omega$	10M
(b)	$P_O = 4.5W \Rightarrow 1M$; $\eta = 58.9\% \Rightarrow 1M$ $P_{in} = 7.64W; P_d = 1.57W \text{ in each tr} \Rightarrow 1M$ Minimum power dissipation capability for each transistor $= \frac{2}{\pi} P_{O(max)} = 1.623W \Rightarrow 1M$	06M

Question No

Marks

6(a)

$$R_E = 2.4K; R = 9.344K; R_E' = 2.355K; \downarrow 1M$$

$$R_0 = 2.355K + 400K + \frac{400K}{1.04K} \times 2.355K = 6.3M\Omega \downarrow 2M$$

06M

(b)

$$g_{m1} = g_{m2} = 2mA/V; r_{o1} = r_{o2} = 40K; R_0 = 17.77K; \Rightarrow 2M$$

$$g_{m3} = g_{m4} = 1mA/V; r_{o3} = r_{o4} = 32K;$$

$$A_d = g_{m1}R_0 = 35.55; A_{cm} = \frac{32K}{33 \times 120K} = \frac{1}{123.75} \downarrow 1M; CMRR = 4.4 \times 10^3 \approx 73dB \downarrow 1M$$

$$C_{m1} = 51fF; C_L = 38fF; f_{p1} = \frac{1}{2\pi C_L R_0} = 235.8MHz; f_{p2} = \frac{g_{m3}}{2\pi C_m} = 3.122GHz \downarrow 1M$$

$$f_z(A_d) = \frac{2g_{m3}}{2\pi C_m} = 6.244GHz; f_z(A_{cm}) = \frac{1}{2\pi R_{SS} C_{SS}} = 53MHz \downarrow 1M$$

10M

7(a)

Instrumentation amplifier circuit $\Rightarrow 2M$

$$\text{Expression for gain} = \left(1 + \frac{2R_2}{R_1}\right) \frac{R_4}{R_3} \Rightarrow 1M$$

$$\text{Let } \frac{R_4}{R_3} = \frac{1}{4}; \text{ then } \left(1 + \frac{2R_2}{R_1}\right) \Rightarrow 4 \text{ to } 320; R_1 = R_{if} + 50K \text{ pot } \Rightarrow 1M$$

$$\left(1 + \frac{2R_2}{R_{if}}\right) = 320 \text{ and } \left(1 + \frac{2R_2}{R_{if} + 50K}\right) = 4; R_{if} = 474.7\Omega \Rightarrow 1M$$

$$\downarrow 1M \quad \downarrow 1M \quad R_2 = 75.71K\Omega \Rightarrow 1M$$

08M

(b)

Difference amplifier circuit $\Rightarrow 2M$ Design of 4 resistors $\Rightarrow 1M$

$$\frac{R_2'}{R_1'} \text{ and } \frac{R_4'}{R_3'} \text{ worst case values } \Rightarrow 1M;$$


$$A_d \Rightarrow 1M; A_{cm} \Rightarrow 2M; CMRR \Rightarrow 1M; \frac{R_2'}{R_1'} = 41.6326$$

$$A_d = 41.592; A_{cm} = 0.0812; \frac{R_4'}{R_3'} = 38.4313$$

$$CMRR = 512.2 \approx 54dB$$

08M

8(a)



Loading effects $\Rightarrow 1M$
 @ output 405K in ||
 @ input 4.9K in series
 $\beta = \frac{5}{405} \Rightarrow 1M$

$$A = \frac{v_o}{v_s} = 1200 \times \frac{150}{16494} \times \frac{7.845}{11.845} = 722.78 \Rightarrow 2M$$

$$R_i = 164.94K; R_o = 2.649K; (1 + A\beta) = 9.923 \Rightarrow 1M$$

$$A_f = 72.84; R_{if} = 1.636M\Omega; R_{of} = 267\Omega \downarrow 3M$$

$$R_{in} = 1.626M\Omega; R_{out} = 276\Omega$$

10M


(b)

$$P_o = 4.5W; \eta = 58.9\% \Rightarrow 1M$$

$$P_{ci} = 7.64W; P_d = 1.57W \text{ in each tr } \Rightarrow 1M$$

$$\text{Minimum power dissipation capability for each transistor} \\ = \frac{2}{\pi^2} P_{o(max)} = 1.623W \Rightarrow 1M$$

06M

No		Marks
6(a)	$R_E = 2.4K ; R = 9.344K ; R_E' = 2.355K \downarrow 1M$ $R_D = 2.355K + 400K + \frac{400K}{1.04K} \times 2.355K = 1.3M \downarrow 2M$	06M
(b)	$g_{m1} = g_{m2} = 2mA/V ; r_{o1} = r_{o2} = 40K ;$ $g_{m3} = g_{m4} = 1mA/V ; r_{o3} = r_{o4} = 32K ; R_D = 17.77K ; \} \Rightarrow 2M$ $A_d = g_{m1} R_D = 35.55 ; A_{cm} = \frac{32K}{33 \times 120K} = \frac{1}{123.75} \downarrow 1M ; CMRR = 4.4 \times 10^3 \approx 73dB \downarrow 1M$ $C_{m1} = 51fF ; C_L = 38fF ; f_{p1} = \frac{1}{2\pi C_{m1} R_D} = 235.8MHz ; f_{p2} = \frac{g_{m3}}{2\pi C_m} = 3.122GHz \downarrow 1M$ $f_z(A_d) = \frac{2g_{m3}}{2\pi C_m} = 6.244GHz ; f_z(A_{cm}) = \frac{1}{2\pi R_{SS} C_{SS}} = 53MHz \downarrow 1M$	10M
7(a)	Instrumentation amplifier circuit $\Rightarrow 2M$ Expression for gain $= (1 + \frac{2R_2}{R_1}) \cdot \frac{R_4}{R_3} \Rightarrow 1M$ Let $\frac{R_4}{R_3} = \frac{1}{4}$; then $(1 + \frac{2R_2}{R_1}) \Rightarrow 4$ to 320 ; $R_1 = R_{if} + 50K \text{ pot} \Rightarrow 1M$ $(1 + \frac{2R_2}{R_{if}}) = 320$ and $(1 + \frac{2R_2}{R_{if} + 50K}) = 4$; $R_{if} = 474.7\Omega \Rightarrow 1M$ $R_2 = 75.7K\Omega \Rightarrow 1M$	08M
(b)	Difference amplifier circuit $\Rightarrow 2M$ Design of 4 resistors $\Rightarrow 1M$ $\frac{R_2'}{R_1'}$ and $\frac{R_4'}{R_3'}$ worst case values $\Rightarrow 1M$; $A_d \Rightarrow 1M ; A_{cm} \Rightarrow 2M ; CMRR \Rightarrow 1M$; $\frac{R_2'}{R_1'} = 41.6326$ $\frac{R_4'}{R_3'} = 38.4313$ $A_d = 41.592 ; A_{cm} = 0.0812 ;$ $CMRR = 512.2 \approx 54dB$	08M
8(a)	 Loading effects $\Rightarrow 1M$ @ output 405K in @ input 4.9K in $\beta = \frac{5}{405} \Rightarrow 1M$ $A = \frac{V_o}{V_s} = 1200 \times \frac{150}{164.94} \times \frac{7.845}{11.845} = 722.78 \Rightarrow 2M$ $R_i = 164.94K ; R_o = 2.649K ; (1 + A\beta) = 9.923 \Rightarrow 1M$ $A_f = 72.84 ; R_{if} = 1.636M\Omega ; R_{of} = 267\Omega \downarrow 3M$ $R_{in} = 1.626M\Omega ; R_{out} = 276\Omega$	10M
(b)	$P_o = 4.5W \Rightarrow 1M$; $\eta = 58.9\% \Rightarrow 1M$ $P_{in} = 7.64W \Rightarrow 2M$; $P_d = 1.57W$ in each tr $\Rightarrow 1M$ Minimum power dissipation capability for each transist $= \frac{2}{\pi^2} P_{o(max)} = 1.623W \Rightarrow 1M$	06M

Question No

PART - A


Marks

- 1.1. $100 \rightarrow ①$; 1.2. $4 \rightarrow ①$; 1.3. $1k\Omega \rightarrow ①$; 1.4. $1mA \rightarrow ①$
 1.5. $5V \rightarrow ①$ $1mA \rightarrow ①$; 1.6. $11k\Omega \rightarrow ①$ $9.09\Omega \rightarrow ①$
 1.7. $0.998mA \rightarrow ①$; 1.8. Obtain small currents with small resistor values $\rightarrow ①$; 1.9. $10 \rightarrow ②$; 1.10. $12mA \rightarrow ②$
 1.11. $8MHz \rightarrow ①$; 1.12. $50V/ms \rightarrow ①$; 1.13. $10M\Omega \rightarrow ①$
 $1\Omega \rightarrow ①$; 1.14. increases, decreases $\rightarrow ①$; 1.15. $24W \rightarrow ①$

20

PART - B

2a.



10

Output impedance small signal equivalent $\rightarrow ②$
 $V_x + g_m V_i r_o = I_x (R_S + r_o) \rightarrow ①$ $R_{out} = R_S + r_o + R_S g_m r_o \rightarrow ①$

2b.


$V_2 = 6V; \rightarrow ①$ Let $I_D = xmA$; $2x = 2(6 - 2x - 1)^2 \rightarrow ②$
 $x = 2mA \rightarrow ①$ $V_3 = 2V \rightarrow ①$ $V_1 = 10V \rightarrow ①$

6

3a.

$\frac{v_o}{v_{in}} = \frac{R_C || R_L}{r_e}$; $r_e = 26\Omega \rightarrow ①$ $R_C = 7.43k\Omega \rightarrow ①$
 $18 = 7.35 + 6 + V_E \rightarrow R_E = 4.64k\Omega \rightarrow ①$ $S_{E_{low}} = \frac{(\beta+1)(R_B + R_E)}{R_B + (\beta+1)R_E} \rightarrow ②$
 $R_B = 46.4k\Omega; \rightarrow ②$ $V_{TH} = 5.8 \rightarrow ①$; $R_1 = 144k\Omega \rightarrow ①$ $⑧$
 $R_2 = 68.46k\Omega \rightarrow ①$ $R_{in} = 2.462k\Omega \rightarrow ①$

3b.




8

Question No

Mark

4a.



$$\frac{v_o}{v_s} = \frac{-8k \parallel 5k}{25} \times \frac{100k \parallel 2.5k}{5k + (100k \parallel 2.5k)}$$

$$= 123.07 \times 0.328 = -40.35$$

$$f_{c1} = \frac{1}{2\pi C_1 [5k + (100k \parallel 2.5k)]} = 10 \text{ Hz} \rightarrow (1)$$

$$f_{c2} = \frac{1}{2\pi C_2 [5k + 8k]} = 10 \text{ Hz} \rightarrow (1)$$


$$f_{ce} = \frac{1}{2\pi C_E [R_E \parallel (r_e + \frac{R_B \parallel 5k}{100})]} = 70.9 \text{ Hz} \rightarrow (1)$$

$$C_{in} = C_{be} + (1 + A_v) C_{ce} = 130.95 \text{ pF} \rightarrow (1)$$

$$f_{ho} = \frac{1}{2\pi C_{in} R_{in}} = 741 \text{ kHz} \rightarrow (1)$$

$$f_{ho} = \frac{1}{2\pi C_o R_o} = 51.3 \text{ MHz} \rightarrow (1)$$

4b.




$$I_{\text{through } 300k} = 40 \mu A \rightarrow (1) \quad V_C = 12.7 \rightarrow (1)$$

$$I_{\text{through } 127k} = 100 \mu A \rightarrow (1) \quad I_C = 600 \mu A \rightarrow (1)$$

$$I_{\text{through } R_C} = 740 \mu A \rightarrow (1) \quad R_C = \frac{20.1 - 12.7}{740 \mu A} = 10 \text{ k}\Omega \rightarrow (1)$$

5a.



$$i_d = g_{m3} v_{gs3} \rightarrow (1)$$

$$i_d = g_{m3} \left[i_x \cdot r_{o2} - \frac{i_x}{g_{m1}} \right] \rightarrow (1)$$

$$\frac{v_x}{i_x} \approx g_{m3} r_{o2} r_{o3} \rightarrow (1)$$


5b.

$$g_{mN} = 2 \text{ mA/V} \rightarrow (1) \quad g_{mP} = 1 \text{ mA/V} \rightarrow (1) \quad r_{op} = r_{on} = 16 \text{ k}\Omega \rightarrow (1) \quad A_d = 16 \rightarrow (1)$$

$$A_{CM} = -5 \text{ m} \rightarrow (1) \quad CMRR = 70 \text{ dB} \rightarrow (1) \quad C_M = 65 \text{ pF} \rightarrow (1) \quad C_L = 13 \text{ pF} \rightarrow (1)$$

$$f_{p1} = 24.48 \text{ MHz} \rightarrow (1) \quad f_z = 48.97 \text{ MHz} \rightarrow (1) \quad f_{p2} = 1.53 \text{ MHz} \rightarrow (1) \quad f_{CM} = 15.91 \text{ kHz} \rightarrow (1)$$

6a.






$$i_x = 2 \left(1 + \frac{1}{\beta} \right) \rightarrow (2)$$

$$v_x = i \left[2 + \frac{2}{\beta} + \beta \right] r_{o3} \rightarrow (1)$$

$$\frac{v_x}{i_x} \approx \frac{\beta r_{o3}}{2} \rightarrow (1)$$

Question No	Marks
-------------	-------

6b. $r_e = 26\Omega \rightarrow (1)$ $R_{id} = 2(\beta+1)(r_e + R_E) = 20k\Omega \rightarrow (4)$ $R_{icm} = \frac{(\beta+1)(R_E \parallel \frac{V_o}{2})}{2} = 5M\Omega \rightarrow (2)$ (10)
 $A_d = \frac{10k \parallel 200k}{74 + 26} = 95.23 \rightarrow (2)$ $A_{cm} = 0.5m \rightarrow (2)$
 $CMRR = 105.6 dB.$



$A = \frac{V_o}{V_s} = \frac{100k \times 10^4 \times (10k \parallel 1.001M)}{10k + 100k + 999} = 8182.65 \rightarrow (1)$ (8)

$R_{in} = 110.999k\Omega \rightarrow (0.5)$ $R_{out} = 908.26\Omega \rightarrow (0.5)$


$1 + A\beta = 9.174 \rightarrow (0.5)$ $A_f = 891.839 \rightarrow (1)$

$R_{if} = 1.008M\Omega \rightarrow (0.5)$ $R_{of} = 99.99\Omega \rightarrow (1.5)$

Question
No

Marks

8b



$$P_{ac} = \frac{V_{cc}}{\sqrt{2}} \cdot \frac{I_L(p)}{\sqrt{2}} \rightarrow \textcircled{1}$$

$$P_{dc} = V_{cc} I_L(p) \times \frac{2}{\pi} \rightarrow \textcircled{2}$$

$$\eta = \frac{P_{ac}}{P_{dc}} = 78\% \rightarrow \textcircled{1}$$

④

8c.

$$P = \frac{T_{j(max)} - T_A}{\theta_{CS} + \theta_{SA} + \theta_{JC}} = \frac{200 - 25}{0.5 + 1.5 + 1.0} = 43.75W \rightarrow \textcircled{2}$$

$$T_{HS} = (1.5)(43.75) + 25 = 90.625^\circ C \rightarrow \textcircled{1}$$

$$T_C = 200 - (1)(43.75) = 156.25^\circ C \rightarrow \textcircled{1}$$

④

← End →

$$V_D = 4 - 3 - 1$$

$$V_D = 4$$

$$-g_m$$

USN

--	--	--	--	--	--	--	--	--	--

R. V. COLLEGE OF ENGINEERING

Autonomous Institution affiliated to VTU

III / IV Semester B. E. Fast Track Examinations July-18

Electronics and Communication Engineering**ANALOG MICROELECTRONIC CIRCUITS**

Time: 03 Hours


Maximum Marks: 100

Instructions to candidates:

1. Answer all questions from Part A. Part A questions should be answered in first three pages of the answer book only.
2. Answer FIVE full questions from Part B. In Part B question number 2, 7 and 8 are compulsory. Answer any one full question from 3 and 4 & one full question from 5 and 6

PART-A

1	1.1	NMOS transistor is operated with an overdrive voltage $V_{OV} = 1\text{ V}$ and has an early voltage $V_A = 50\text{ V}$. Its intrinsic gain is _____.	01
	1.2	PMOS is operated with $V_G = 3\text{ V}$, $V_S = 6\text{ V}$ and $V_T = 1\text{ V} $. V_D required to operate PMOS at the edge of saturation is _____.	01
	1.3	For the circuit shown in fig 1.3, calculate the incremental impedance between A and B. Assume NMOS is operating with $I_D = 1\text{ mA}$, $\lambda = 0$ and $K'_n \left(\frac{W}{L}\right) = 0.5\text{ mA/V}^2$.	01
	1.4	For the circuit shown in fig 1.4, the drain current $I_D =$ _____. Assume $K'_n \left(\frac{W}{L}\right) = 2\text{ mA/V}^2$ and $V_t = 1\text{ V}$.	01
	1.5	The operating point, V_{CE} and I_C , for the circuit shown in fig 1.5 are _____ and _____.	02
	1.6	The input impedance R_{in} and output impedance R_{out} for the circuit shown in fig 1.6 are _____ and _____ respectively. Assume $\beta = 99$, $\lambda = 0$ and $I_E = 2.6\text{ mA}$.	02
	1.7	In the circuit shown in figure 1.7, the output current $I_O =$ _____. Assume all transistors are identical having $\beta = 40$.	01
	1.8	Mention the main advantage of Widlar current mirror.	01
	1.9	The voltage gain (V_O/V_{id}) for the circuit shown in fig 1.9 is _____. Assume both PMOS and NMOS transistors are identical.	02



USN

--	--	--	--	--	--	--	--	--	--

R. V. COLLEGE OF ENGINEERING

Autonomous Institution affiliated to VTU

III / IV Semester B. E. Fast Track Examinations July-18

Electronics and Communication Engineering

ANALOG MICROELECTRONIC CIRCUITS

Time: 03 Hours

Maximum Marks: 100

Instructions to candidates:

1. Answer all questions from Part A. Part A questions should be answered in first three pages of the answer book only.
2. Answer FIVE full questions from Part B. In Part B question number 2, 7 and 8 are compulsory. Answer any one full question from 3 and 4 & one full question from 5 and 6




PART-A

1	1.1	NMOS transistor is operated with an overdrive voltage $V_{OV} = 1V$ and has an early voltage $V_A = 50V$. Its intrinsic gain is <u>100</u> .	01
	1.2	PMOS is operated with $V_G = 3V$, $V_S = 6V$ and $V_T = 1V $. V_D required to operate PMOS at the edge of saturation is <u>4</u> .	01
	1.3	For the circuit shown in fig 1.3, calculate the incremental impedance between A and B. Assume NMOS is operating with $I_D = 1mA$, $\lambda = 0$ and $K'_n \left(\frac{W}{L}\right) = 0.5 mA/V^2$. <u>1kΩ</u>	01
	1.4	For the circuit shown in fig 1.4, the drain current $I_D = 1mA. Assume K'_n \left(\frac{W}{L}\right) = 2 mA/V^2 and V_t = 1V.$	01
	1.5	The operating point, V_{CE} and I_C , for the circuit shown in fig 1.5 are <u>5V</u> and <u>1mA</u> .	
	1.6	The input impedance R_{in} and output impedance R_{out} for the circuit shown in fig 1.6 are <u>11k</u> and <u>9.09</u> respectively. Assume $\beta = 99$, $\lambda = 0$ and $I_E = 2.6mA$.	02
	1.7	In the circuit shown in figure 1.7, the output current $I_O = 0.998mA. Assume all transistors are identical having \beta = 40.$	02
	1.8	Mention the main advantage of Widlar current mirror.	01
	1.9	The voltage gain (V_O/V_{id}) for the circuit shown in fig 1.9 is <u>10</u> . Assume both PMOS and NMOS transistors are identical.	01

$$Z_i = (\beta + 1)(R_E + R_B) = 11.1k$$

$$Z_o = R_E = 9.09$$

$$I_O = \frac{I_{ref}}{1 + \frac{2}{\beta}} = 0.998mA$$

Small I for
Small R

- 1.10 The current I_0 for the circuit shown in fig 1.10 is 12 mA. Assume ideal op-amp.




Fig 1.9

$$K_n' \left(\frac{W}{L} \right) = |I_{MA}| V^2$$

$$V_{AN} = |V_{AP}| = 10V$$




Fig 1.10

- 1.11 An op-amp has unity gain bandwidth of 40 MHz. If it is used as an amplifier with closed loop gain of 5, the bandwidth of closed loop amplifier is 8 MHz.
- 1.12 An Op-Amp connected as voltage follower has the output voltage $V_0 = 5[1 - e^{-t(10k)}]$. Its slew rate is 50V/ms.
- 1.13 An Op-Amp has open loop gain 999, input impedance 10 kΩ and output impedance 1 kΩ. If, the Op-Amp is connected as voltage follower, then the input and output impedances of voltage follower are 1014 Ω and 1 Ω respectively.
- 1.14 Voltage series negative feedback is used to ↑ the input impedance and ↓ the output impedance of the amplifier.
- 1.15 A dual supply of 12V is used in a complementary symmetry class B power amplifier with load 8Ω. The maximum power output possible is 26W.

$$V_0 = -\frac{g_m V_{gs} R_D}{1 + g_m R_D + R_S}$$

$$\frac{V_0}{V_{in}} = -\frac{g_m R_D}{1 + g_m R_S + \left(\frac{R_D + R_S}{\beta_0} \right)}$$

$$R_{out} = R_S + r_o + R_S g_m r_o$$

- 2 a Draw the small signal equivalent of common source amplifier with degeneration resistance and derive the expression for voltage gain and output impedance. Assume $\lambda \neq 0$.
- b In the circuit of figure 2b, determine V_1, V_2 and V_3 . Q_1 and Q_2 are identical with $K_n' \left(\frac{W}{L} \right) = 4 \text{ mA/V}^2$ and $V_t = 1V$.

- 3 a Design a common emitter amplifier circuit shown in fig 3a with $V_{CE} = 6V$ and $I_E = 1 \text{ mA}$ with $S(I_{CO}) = 10$ and small signal voltage gain $V_0/V_i = -100$. For the designed circuit determine the input impedance. Assume $\beta = 99$ and $\lambda = 0$.





Fig 3a

$$\frac{V_0}{V_{in}} = \frac{R_C \parallel R_L}{r_e}$$

$$R_C = 7.43 \text{ k}\Omega$$

$$R_E = 4.64 \text{ k}\Omega$$

$$R_B = 46.4 \text{ k}\Omega$$

$$R_1 = 144 \text{ k}\Omega$$

$$R_2 = 68.46 \text{ k}\Omega$$

$$R_{in} = 2.462 \text{ k}\Omega$$